Searched refs:SS_CTRL (Results 1 – 4 of 4) sorted by relevance
/linux/drivers/gpu/drm/bridge/imx/ |
H A D | imx8qm-ldb.c | 34 #define SS_CTRL 0x20 macro 191 regmap_update_bits(ldb->regmap, SS_CTRL, CH_VSYNC_M(chno), 0); in imx8qm_ldb_bridge_mode_set() 193 regmap_update_bits(ldb->regmap, SS_CTRL, in imx8qm_ldb_bridge_mode_set() 197 regmap_update_bits(ldb->regmap, SS_CTRL, CH_HSYNC_M(chno), 0); in imx8qm_ldb_bridge_mode_set() 199 regmap_update_bits(ldb->regmap, SS_CTRL, in imx8qm_ldb_bridge_mode_set()
|
H A D | imx8qxp-ldb.c | 30 #define SS_CTRL 0x20 macro 191 regmap_update_bits(ldb->regmap, SS_CTRL, CH_VSYNC_M(chno), 0); in imx8qxp_ldb_bridge_mode_set() 193 regmap_update_bits(ldb->regmap, SS_CTRL, in imx8qxp_ldb_bridge_mode_set() 197 regmap_update_bits(ldb->regmap, SS_CTRL, CH_HSYNC_M(chno), 0); in imx8qxp_ldb_bridge_mode_set() 199 regmap_update_bits(ldb->regmap, SS_CTRL, in imx8qxp_ldb_bridge_mode_set()
|
/linux/drivers/mtd/nand/raw/ |
H A D | mxic_nand.c | 66 #define SS_CTRL(s) (0x30 + ((s) * 4)) macro 409 OP_CMD_BYTES(0), nfc->regs + SS_CTRL(0)); in mxic_nfc_exec_op() 419 nfc->regs + SS_CTRL(0)); in mxic_nfc_exec_op() 428 OP_READ, nfc->regs + SS_CTRL(0)); in mxic_nfc_exec_op() 438 nfc->regs + SS_CTRL(0)); in mxic_nfc_exec_op()
|
/linux/drivers/media/i2c/ |
H A D | ov2640.c | 137 #define SS_CTRL 0xF8 /* SCCB Slave Control */ macro
|