Searched refs:SRST_A_DDR01_SCRAMBLE0 (Results 1 – 2 of 2) sorted by relevance
234 #define SRST_A_DDR01_SCRAMBLE0 200 macro
270 RK3588_CRU_RESET_OFFSET(SRST_A_DDR01_SCRAMBLE0, 22, 0),