Home
last modified time | relevance | path

Searched refs:SQ_CMD__WAVE_ID__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h12424 #define SQ_CMD__WAVE_ID__SHIFT 0x10 macro
H A Dgfx_8_1_sh_mask.h14692 #define SQ_CMD__WAVE_ID__SHIFT 0x10 macro
H A Dgfx_8_0_sh_mask.h14294 #define SQ_CMD__WAVE_ID__SHIFT 0x10 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h2644 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_9_1_sh_mask.h2492 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_9_2_1_sh_mask.h2450 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_9_4_3_sh_mask.h2908 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_9_4_2_sh_mask.h26119 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_11_5_0_sh_mask.h4284 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_11_0_0_sh_mask.h7222 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_12_0_0_sh_mask.h23936 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_10_1_0_sh_mask.h8124 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_11_0_3_sh_mask.h8081 #define SQ_CMD__WAVE_ID__SHIFT macro
H A Dgc_10_3_0_sh_mask.h8456 #define SQ_CMD__WAVE_ID__SHIFT macro