Home
last modified time | relevance | path

Searched refs:SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h8959 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK 0x78000 macro
H A Dgfx_8_1_sh_mask.h10977 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK 0x78000 macro
H A Dgfx_8_0_sh_mask.h10579 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK 0x78000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h12470 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_9_1_sh_mask.h13770 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_9_2_1_sh_mask.h13635 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_9_4_2_sh_mask.h25060 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_11_5_0_sh_mask.h22256 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_11_0_0_sh_mask.h26244 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_12_0_0_sh_mask.h33382 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_10_1_0_sh_mask.h19840 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_11_0_3_sh_mask.h28744 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro
H A Dgc_10_3_0_sh_mask.h18135 #define SPI_RESOURCE_RESERVE_CU_5__BARRIERS_MASK … macro