Home
last modified time | relevance | path

Searched refs:SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h405 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x00000004L macro
H A Dsdma1_4_2_sh_mask.h403 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK … macro
H A Dsdma1_4_2_2_sh_mask.h407 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1383 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x4 macro
H A Doss_2_4_sh_mask.h1533 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x4 macro
H A Doss_3_0_1_sh_mask.h2047 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x4 macro
H A Doss_3_0_sh_mask.h2351 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK 0x4 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h2911 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h2592 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK … macro
H A Dgc_10_1_0_sh_mask.h2871 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK … macro
H A Dgc_11_0_3_sh_mask.h2656 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK … macro
H A Dgc_10_3_0_sh_mask.h2974 #define SDMA1_CNTL__SEM_WAIT_INT_ENABLE_MASK … macro