Home
last modified time | relevance | path

Searched refs:SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT (Results 1 – 15 of 15) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/sdma0/
H A Dsdma0_4_1_sh_mask.h544 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
H A Dsdma0_4_0_sh_mask.h545 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT 0x1 macro
H A Dsdma0_4_2_sh_mask.h545 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
H A Dsdma0_4_2_2_sh_mask.h551 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h966 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT 0x1 macro
H A Doss_2_4_sh_mask.h1050 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT 0x1 macro
H A Doss_3_0_1_sh_mask.h1068 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT 0x1 macro
H A Doss_3_0_sh_mask.h1574 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT 0x1 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h236 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_11_5_0_sh_mask.h232 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h221 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h198 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h253 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h231 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro
H A Dgc_10_3_0_sh_mask.h254 #define SDMA0_STATUS1_REG__CE_WR_IDLE__SHIFT … macro