Home
last modified time | relevance | path

Searched refs:SCLK_TIMER0 (Results 1 – 22 of 22) sorted by relevance

/linux/include/dt-bindings/clock/
H A Drk3036-cru.h28 #define SCLK_TIMER0 85 macro
H A Drk3188-cru-common.h40 #define SCLK_TIMER0 84 macro
H A Drk3128-cru.h31 #define SCLK_TIMER0 85 macro
H A Drk3228-cru.h31 #define SCLK_TIMER0 85 macro
H A Drv1108-cru.h28 #define SCLK_TIMER0 78 macro
H A Drk3308-cru.h34 #define SCLK_TIMER0 30 macro
H A Drk3328-cru.h36 #define SCLK_TIMER0 47 macro
H A Dpx30-cru.h40 #define SCLK_TIMER0 38 macro
H A Drk3288-cru.h40 #define SCLK_TIMER0 85 macro
/linux/drivers/clk/rockchip/
H A Dclk-rk3036.c226 COMPOSITE_NODIV(SCLK_TIMER0, "sclk_timer0", mux_timer_p, CLK_IGNORE_UNUSED,
H A Dclk-rk3128.c291 GATE(SCLK_TIMER0, "sclk_timer0", "xin24m", 0,
H A Dclk-rk3228.c354 GATE(SCLK_TIMER0, "sclk_timer0", "xin24m", 0,
H A Dclk-rv1108.c555 GATE(SCLK_TIMER0, "clk_timer0", "xin24m", 0,
H A Dclk-rk3188.c441 GATE(SCLK_TIMER0, "timer0", "xin24m", 0, RK2928_CLKGATE_CON(1), 0, GFLAGS),
H A Dclk-rk3328.c478 GATE(SCLK_TIMER0, "sclk_timer0", "xin24m", 0,
H A Dclk-rk3288.c397 GATE(SCLK_TIMER0, "sclk_timer0", "xin24m", 0,
H A Dclk-rk3308.c413 GATE(SCLK_TIMER0, "sclk_timer0", "xin24m", 0,
H A Dclk-px30.c751 GATE(SCLK_TIMER0, "sclk_timer0", "xin24m", 0,
/linux/arch/arm/boot/dts/rockchip/
H A Drk3066a.dtsi267 clocks = <&cru SCLK_TIMER0>, <&cru PCLK_TIMER0>;
H A Drk3128.dtsi629 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER0>;
/linux/arch/arm64/boot/dts/rockchip/
H A Drk3308.dtsi548 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER0>;
H A Dpx30.dtsi758 clocks = <&cru PCLK_TIMER>, <&cru SCLK_TIMER0>;