| /linux/include/dt-bindings/clock/ |
| H A D | rk3036-cru.h | 21 #define SCLK_EMMC 71 macro
|
| H A D | rk3128-cru.h | 24 #define SCLK_EMMC 71 macro
|
| H A D | rk3228-cru.h | 22 #define SCLK_EMMC 71 macro
|
| H A D | rv1108-cru.h | 21 #define SCLK_EMMC 71 macro
|
| H A D | rk3308-cru.h | 62 #define SCLK_EMMC 58 macro
|
| H A D | rk3328-cru.h | 24 #define SCLK_EMMC 35 macro
|
| H A D | px30-cru.h | 59 #define SCLK_EMMC 57 macro
|
| H A D | rk3288-cru.h | 26 #define SCLK_EMMC 71 macro
|
| H A D | rk3368-cru.h | 26 #define SCLK_EMMC 71 macro
|
| H A D | rk3399-cru.h | 35 #define SCLK_EMMC 78 macro
|
| /linux/drivers/clk/rockchip/ |
| H A D | clk-rk3036.c | 296 COMPOSITE(SCLK_EMMC, "sclk_emmc", mux_mmc_src_p, 0,
|
| H A D | clk-rk3128.c | 321 COMPOSITE(SCLK_EMMC, "sclk_emmc", mux_mmc_src_p, 0,
|
| H A D | clk-rk3228.c | 395 DIV(SCLK_EMMC, "sclk_emmc", "sclk_emmc_src", 0,
|
| H A D | clk-rv1108.c | 728 DIV(SCLK_EMMC, "sclk_emmc", "sclk_emmc_src", 0,
|
| H A D | clk-rk3328.c | 631 COMPOSITE(SCLK_EMMC, "clk_emmc", mux_2plls_24m_u480m_p, 0,
|
| H A D | clk-rk3368.c | 552 COMPOSITE(SCLK_EMMC, "sclk_emmc", mux_mmc_src_p, 0,
|
| H A D | clk-rk3288.c | 535 COMPOSITE(SCLK_EMMC, "sclk_emmc", mux_mmc_src_p, 0,
|
| H A D | clk-rk3308.c | 517 COMPOSITE_NODIV(SCLK_EMMC, "clk_emmc", mux_emmc_p, CLK_SET_RATE_PARENT | CLK_SET_RATE_NO_REPARENT,
|
| H A D | clk-px30.c | 499 COMPOSITE_NODIV(SCLK_EMMC, "clk_emmc", mux_emmc_p,
|
| H A D | clk-rk3399.c | 926 COMPOSITE(SCLK_EMMC, "clk_emmc", mux_pll_src_cpll_gpll_npll_upll_24m_p, 0,
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rk3xxx.dtsi | 240 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>;
|
| H A D | rv1108.dtsi | 465 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
|
| H A D | rk3036.dtsi | 289 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
|
| H A D | rk322x.dtsi | 787 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | px30.dtsi | 297 <&cru SCLK_EMMC>,
1028 clocks = <&cru HCLK_EMMC>, <&cru SCLK_EMMC>,
|