Searched refs:RVU_PF_VFFLR_INTX (Results 1 – 3 of 3) sorted by relevance
/linux/drivers/crypto/marvell/octeontx2/ |
H A D | otx2_cptpf_main.c | 75 otx2_cpt_write64(cptpf->reg_base, BLKADDR_RVUM, 0, RVU_PF_VFFLR_INTX(0), in cptpf_enable_vf_flr_me_intrs() 91 otx2_cpt_write64(cptpf->reg_base, BLKADDR_RVUM, 0, RVU_PF_VFFLR_INTX(1), in cptpf_enable_vf_flr_me_intrs() 187 RVU_PF_VFFLR_INTX(reg)); in cptpf_vf_flr_intr() 198 RVU_PF_VFFLR_INTX(reg), BIT_ULL(vf)); in cptpf_vf_flr_intr()
|
/linux/drivers/net/ethernet/marvell/octeontx2/af/ |
H A D | rvu_reg.h | 92 #define RVU_PF_VFFLR_INTX(a) (0x900 | (a) << 3) macro
|
H A D | rvu.c | 2793 intr = rvupf_read64(rvu, RVU_PF_VFFLR_INTX(reg)); in rvu_afvf_queue_flr_work() 2801 rvupf_write64(rvu, RVU_PF_VFFLR_INTX(reg), BIT_ULL(vf)); in rvu_afvf_queue_flr_work() 3200 rvupf_write64(rvu, RVU_PF_VFFLR_INTX(0), INTR_MASK(vfs)); in rvu_enable_afvf_intr() 3212 rvupf_write64(rvu, RVU_PF_VFFLR_INTX(1), INTR_MASK(vfs - 64)); in rvu_enable_afvf_intr()
|