Home
last modified time | relevance | path

Searched refs:REG_L (Results 1 – 25 of 28) sorted by relevance

12

/linux/arch/riscv/include/asm/
H A Dassembler.h23 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_EPC)(a0)
25 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_STATUS)(a0)
27 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_BADADDR)(a0)
29 REG_L t0, (SUSPEND_CONTEXT_REGS + PT_CAUSE)(a0)
37 REG_L ra, (SUSPEND_CONTEXT_REGS + PT_RA)(a0)
38 REG_L sp, (SUSPEND_CONTEXT_REGS + PT_SP)(a0)
39 REG_L gp, (SUSPEND_CONTEXT_REGS + PT_GP)(a0)
40 REG_L tp, (SUSPEND_CONTEXT_REGS + PT_TP)(a0)
41 REG_L s0, (SUSPEND_CONTEXT_REGS + PT_S0)(a0)
42 REG_L s1, (SUSPEND_CONTEXT_REGS + PT_S1)(a0)
[all …]
H A Dasm.h23 #define REG_L __REG_SEL(ld, lw) macro
93 REG_L \tmp, TASK_TI_CPU_NUM(tp)
97 REG_L \tmp, 0(\dst)
109 REG_L \dst, 0(\dst)
158 REG_L x6, PT_T1(sp)
159 REG_L x7, PT_T2(sp)
160 REG_L x8, PT_S0(sp)
161 REG_L x9, PT_S1(sp)
162 REG_L x10, PT_A0(sp)
163 REG_L x11, PT_A1(sp)
[all …]
H A Dword-at-a-time.h65 "1: " REG_L " %0, %2\n" in load_unaligned_zeropad()
H A Dscs.h23 REG_L gp, TASK_TI_SCS_SP(tp)
/linux/arch/riscv/kernel/probes/
H A Drethook_trampoline.S47 REG_L x3, PT_GP(sp)
48 REG_L x4, PT_TP(sp)
49 REG_L x5, PT_T0(sp)
50 REG_L x6, PT_T1(sp)
51 REG_L x7, PT_T2(sp)
52 REG_L x8, PT_S0(sp)
53 REG_L x9, PT_S1(sp)
54 REG_L x10, PT_A0(sp)
55 REG_L x11, PT_A1(sp)
56 REG_L x12, PT_A2(sp)
[all …]
/linux/arch/riscv/kernel/
H A Dmcount-dyn.S45 REG_L a0, ABI_A0(sp)
46 REG_L a1, ABI_A1(sp)
47 REG_L a2, ABI_A2(sp)
48 REG_L a3, ABI_A3(sp)
49 REG_L a4, ABI_A4(sp)
50 REG_L a5, ABI_A5(sp)
51 REG_L a6, ABI_A6(sp)
52 REG_L a7, ABI_A7(sp)
53 REG_L t0, ABI_T0(sp)
54 REG_L ra, ABI_RA(sp)
[all …]
H A Dentry.S49 REG_L a2, TASK_TI_CPU(tp)
70 REG_L a2, 0(a0)
80 REG_L a0, TASK_TI_A0(tp)
81 REG_L a1, TASK_TI_A1(tp)
82 REG_L a2, TASK_TI_A2(tp)
87 REG_L a2, TASK_TI_A2(tp)
89 REG_L a1, TASK_TI_A1(tp)
91 REG_L a0, TASK_TI_A0(tp)
127 REG_L sp, TASK_TI_KERNEL_SP(tp)
132 REG_L sp, TASK_TI_KERNEL_SP(tp)
[all …]
H A Dcopy-unaligned.S17 REG_L a4, 0(a1)
18 REG_L a5, SZREG(a1)
19 REG_L a6, 2*SZREG(a1)
20 REG_L a7, 3*SZREG(a1)
21 REG_L t0, 4*SZREG(a1)
22 REG_L t1, 5*SZREG(a1)
23 REG_L t2, 6*SZREG(a1)
24 REG_L t3, 7*SZREG(a1)
H A Dhibernate-asm.S29 REG_L a0, hibernate_cpu_context
49 REG_L s4, restore_pblist
50 REG_L a1, relocated_restore_code
67 REG_L a1, HIBERN_PBE_ADDR(s4)
68 REG_L a0, HIBERN_PBE_ORIG(s4)
72 REG_L s4, HIBERN_PBE_NEXT(s4)
H A Dhead.S78 REG_L a1, KERNEL_MAP_VIRT_ADDR(a1)
92 REG_L a1, 0(a1)
152 REG_L tp, (a2)
156 REG_L sp, (a3)
352 REG_L sp, (a1)
353 REG_L tp, (a2)
H A Dkexec_relocate.S59 REG_L t0, 0(s0) /* t0 = *image->entry */
92 REG_L t1, (t0) /* t1 = *src_ptr */
/linux/arch/riscv/lib/
H A Dmemcpy.S43 REG_L a4, 0(a1)
44 REG_L a5, SZREG(a1)
45 REG_L a6, 2*SZREG(a1)
46 REG_L a7, 3*SZREG(a1)
47 REG_L t0, 4*SZREG(a1)
48 REG_L t1, 5*SZREG(a1)
49 REG_L t2, 6*SZREG(a1)
50 REG_L t3, 7*SZREG(a1)
51 REG_L t4, 8*SZREG(a1)
52 REG_L t5, 9*SZREG(a1)
[all …]
H A Duaccess.S18 REG_L t0, riscv_v_usercopy_threshold
88 fixup REG_L a4, 0(a1), 10f
89 fixup REG_L a5, SZREG(a1), 10f
90 fixup REG_L a6, 2*SZREG(a1), 10f
91 fixup REG_L a7, 3*SZREG(a1), 10f
92 fixup REG_L t1, 4*SZREG(a1), 10f
93 fixup REG_L t2, 5*SZREG(a1), 10f
94 fixup REG_L t3, 6*SZREG(a1), 10f
95 fixup REG_L t4, 7*SZREG(a1), 10f
141 fixup REG_L a5, 0(a1), 10f
[all …]
H A Dmemmove.S132 REG_L t0, (0 * SZREG)(a1)
134 REG_L t1, (1 * SZREG)(a1)
143 REG_L t0, (2 * SZREG)(a1)
194 REG_L t1, ( 0 * SZREG)(a4)
196 REG_L t0, (-1 * SZREG)(a4)
205 REG_L t1, (-2 * SZREG)(a4)
231 REG_L t1, ( 0 * SZREG)(a1)
243 REG_L t1, (-1 * SZREG)(a4)
H A Dstrcmp.S72 REG_L t0, 0(a0)
73 REG_L t1, 0(a1)
H A Dstrlen.S72 REG_L t1, 0(t0)
110 REG_L t1, SZREG(t0)
H A Dstrncmp.S81 REG_L t0, 0(a0)
82 REG_L t1, 0(a1)
/linux/arch/mips/fw/lib/
H A Dcall_o32.S88 REG_L sp,O32_NFRAMESZ-1*SZREG(sp)
90 REG_L s0,O32_FRAMESZ-11*SZREG(sp)
91 REG_L s1,O32_FRAMESZ-10*SZREG(sp)
92 REG_L s2,O32_FRAMESZ-9*SZREG(sp)
93 REG_L s3,O32_FRAMESZ-8*SZREG(sp)
94 REG_L s4,O32_FRAMESZ-7*SZREG(sp)
95 REG_L s5,O32_FRAMESZ-6*SZREG(sp)
96 REG_L s6,O32_FRAMESZ-5*SZREG(sp)
97 REG_L s7,O32_FRAMESZ-4*SZREG(sp)
98 REG_L gp,O32_FRAMESZ-3*SZREG(sp)
[all …]
/linux/arch/loongarch/vdso/
H A Dvgetrandom-chacha.S247 REG_L s0, sp, 0
248 REG_L s1, sp, SZREG
249 REG_L s2, sp, SZREG * 2
250 REG_L s3, sp, SZREG * 3
251 REG_L s4, sp, SZREG * 4
252 REG_L s5, sp, SZREG * 5
253 REG_L s6, sp, SZREG * 6
254 REG_L s7, sp, SZREG * 7
255 REG_L s8, sp, SZREG * 8
256 REG_L s9, sp, SZREG * 9
/linux/tools/testing/selftests/rseq/
H A Drseq-riscv.h24 #define REG_L __REG_SEL("ld ", "lw ") macro
101 REG_L RSEQ_ASM_TMP_REG_1 ", %[" __rseq_str(var) "]\n" \
111 REG_L RSEQ_ASM_TMP_REG_1 ", %[" __rseq_str(var) "]\n" \
120 REG_L RSEQ_ASM_TMP_REG_1 ", %[" __rseq_str(var) "]\n"
128 REG_L RSEQ_ASM_TMP_REG_1 ", (" RSEQ_ASM_TMP_REG_1 ")\n"
164 REG_L RSEQ_ASM_TMP_REG_1 ", 0(" RSEQ_ASM_TMP_REG_1 ")\n" \
/linux/arch/loongarch/include/asm/
H A Dasm.h55 #define REG_L ld.w macro
60 #define REG_L ld.d macro
/linux/arch/riscv/errata/sifive/
H A Derrata_cip_453.S12 REG_L \badaddr, PT_BADADDR(\pt_reg)
/linux/arch/s390/net/
H A Dbpf_jit_comp.c73 #define REG_L (MAX_BPF_JIT_REG + 2) /* Literal pool register */ macro
108 [REG_L] = 11,
598 EMIT2(0x0d00, REG_L, REG_0); in bpf_jit_prologue()
602 EMIT6_PCREL_RILB(0xc0000000, REG_L, jit->lit32_start); in bpf_jit_prologue()
1118 REG_L, EMIT_CONST_U32(imm)); in bpf_jit_insn()
1125 REG_L, EMIT_CONST_U32(imm)); in bpf_jit_insn()
1180 REG_L, EMIT_CONST_U64(imm)); in bpf_jit_insn()
1187 REG_L, EMIT_CONST_U64(imm)); in bpf_jit_insn()
1241 dst_reg, REG_0, REG_L, in bpf_jit_insn()
1273 dst_reg, REG_0, REG_L, in bpf_jit_insn()
[all …]
/linux/arch/loongarch/kernel/
H A Drelocate_kernel.S69 REG_L s4, s1, 0
/linux/arch/mips/power/
H A Dhibernate_asm.S38 REG_L t8, (t1)

12