Home
last modified time | relevance | path

Searched refs:REG_FIELD_MASK (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/accel/habanalabs/gaudi2/
H A Dgaudi2_masks.h129 REG_FIELD_MASK(DCORE0_HMMU0_MMU_STATIC_MULTI_PAGE_SIZE, HOP4_PAGE_SIZE)
131 REG_FIELD_MASK(DCORE0_HMMU0_STLB_HOP_CONFIGURATION, ONLY_LARGE_PAGE)
/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmxgpu_vi.c323 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID); in xgpu_vi_mailbox_send_ack()
370 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, RCV_MSG_VALID); in xgpu_vi_mailbox_rcv_msg()
392 u32 mask = REG_FIELD_MASK(MAILBOX_CONTROL, TRN_MSG_ACK); in xgpu_vi_poll_ack()
H A Dsoc15_common.h55 ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field), \
63 ~REG_FIELD_MASK(reg_name, field)) | (val) << REG_FIELD_SHIFT(reg_name, field), \
188 ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, field), \
H A Damdgpu.h1366 #define REG_FIELD_MASK(reg, field) reg##__##field##_MASK macro
1369 (((orig_val) & ~REG_FIELD_MASK(reg, field)) | \
1370 (REG_FIELD_MASK(reg, field) & ((field_val) << REG_FIELD_SHIFT(reg, field))))
1373 (((value) & REG_FIELD_MASK(reg, field)) >> REG_FIELD_SHIFT(reg, field))
1376 …WREG32(mm##reg, (RREG32(mm##reg) & ~REG_FIELD_MASK(reg, field)) | (val) << REG_FIELD_SHIFT(reg, fi…
1379 …WREG32(mm##reg + offset, (RREG32(mm##reg + offset) & ~REG_FIELD_MASK(reg, field)) | (val) << REG_F…
/linux/drivers/accel/habanalabs/common/
H A Dhabanalabs.h2613 #define REG_FIELD_MASK(reg, field) reg##_##field##_MASK macro
2616 ~REG_FIELD_MASK(reg, field)) | \