Home
last modified time | relevance | path

Searched refs:PUSH_NVSQ (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/nouveau/
H A Dnouveau_bo85b5.c58 PUSH_NVSQ(push, NV85B5, 0x030c, upper_32_bits(src_offset), in nva3_bo_move_copy()
66 PUSH_NVSQ(push, NV85B5, 0x0300, 0x00000110); in nva3_bo_move_copy()
H A Dnouveau_bo74c1.c47 PUSH_NVSQ(push, NV74C1, 0x0304, new_reg->size, in nv84_bo_move_exec()
H A Dnouveau_bo90b5.c51 PUSH_NVSQ(push, NV90B5, 0x030c, upper_32_bits(src_offset), in nvc0_bo_move_copy()
H A Dnv04_fence.c45 PUSH_NVSQ(push, NV_SW, 0x0150, fence->base.seqno); in nv04_fence_emit()
H A Dnouveau_boa0b5.c88 PUSH_NVSQ(push, NVA0B5, 0x0000, handle & 0x0000ffff); in nve0_bo_move_init()
H A Dnouveau_drm.c391 PUSH_NVSQ(push, NV05F, 0x0000, drm->channel->blit.handle); in nouveau_accel_gr_init()
392 PUSH_NVSQ(push, NV09F, 0x0120, 0, in nouveau_accel_gr_init()
396 PUSH_NVSQ(push, NV_SW, 0x0000, drm->channel->nvsw.handle); in nouveau_accel_gr_init()
H A Dnouveau_chan.c482 PUSH_NVSQ(&chan->chan.push, NV_SW, 0x0000, chan->nvsw.handle); in nouveau_channel_init()
/linux/drivers/gpu/drm/nouveau/dispnv50/
H A Dheadc57d.c39 PUSH_NVSQ(push, NVC57D, 0x2020 + (head->base.index * 0x400), display_id); in headc57d_display_id()
229 PUSH_NVSQ(push, NVC57D, 0x2074 + (i * 0x400), m->v.blank2e << 16 | m->v.blank2s); in headc57d_mode()
230 PUSH_NVSQ(push, NVC57D, 0x2008 + (i * 0x400), m->interlace); in headc57d_mode()
H A Dheadc37d.c237 PUSH_NVSQ(push, NVC37D, 0x2074 + (i * 0x400), m->v.blank2e << 16 | m->v.blank2s); in headc37d_mode()
238 PUSH_NVSQ(push, NVC37D, 0x2008 + (i * 0x400), m->interlace); in headc37d_mode()
/linux/drivers/gpu/drm/nouveau/dispnv04/
H A Dcrtc.c1137 PUSH_NVSQ(push, NV_SW, NV_SW_PAGE_FLIP, 0x00000000); in nv04_page_flip_emit()
1222 PUSH_NVSQ(push, NV05F, 0x012c, 0); in nv04_crtc_page_flip()
1223 PUSH_NVSQ(push, NV05F, 0x0134, head); in nv04_crtc_page_flip()
1224 PUSH_NVSQ(push, NV05F, 0x0100, 0); in nv04_crtc_page_flip()
1225 PUSH_NVSQ(push, NV05F, 0x0130, 0); in nv04_crtc_page_flip()
/linux/drivers/gpu/drm/nouveau/include/nvif/
H A Dpush.h272 #define PUSH_NVSQ(A...) PUSH(MTHD, ##A) macro