Home
last modified time | relevance | path

Searched refs:PORT_A (Results 1 – 25 of 28) sorted by relevance

12

/linux/samples/bpf/
H A Dtest_map_in_map_user.c19 #define PORT_A (map_fd[0]) macro
53 ret = bpf_map_update_elem(PORT_A, &port_key, &magic_result, BPF_ANY); in populate_map()
60 ret = bpf_map_update_elem(A_OF_PORT_A, &port_key, &PORT_A, BPF_ANY); in populate_map()
62 check_map_id(PORT_A, A_OF_PORT_A, port_key); in populate_map()
64 ret = bpf_map_update_elem(H_OF_PORT_A, &port_key, &PORT_A, BPF_NOEXIST); in populate_map()
66 check_map_id(PORT_A, H_OF_PORT_A, port_key); in populate_map()
/linux/drivers/gpu/drm/i915/display/
H A Dg4x_dp.c131 if (IS_IVYBRIDGE(dev_priv) && port == PORT_A) { in intel_dp_prepare()
142 } else if (HAS_PCH_CPT(dev_priv) && port != PORT_A) { in intel_dp_prepare()
292 if (IS_IVYBRIDGE(dev_priv) && port == PORT_A) in g4x_dp_port_enabled()
294 else if (HAS_PCH_CPT(dev_priv) && port != PORT_A) in g4x_dp_port_enabled()
357 pipe_config->has_audio = tmp & DP_AUDIO_OUTPUT_ENABLE && port != PORT_A; in intel_dp_get_config()
359 if (HAS_PCH_CPT(dev_priv) && port != PORT_A) { in intel_dp_get_config()
400 if (port == PORT_A) { in intel_dp_get_config()
434 if ((IS_IVYBRIDGE(dev_priv) && port == PORT_A) || in intel_dp_link_down()
435 (HAS_PCH_CPT(dev_priv) && port != PORT_A)) { in intel_dp_link_down()
454 if (HAS_PCH_IBX(dev_priv) && crtc->pipe == PIPE_B && port != PORT_A) { in intel_dp_link_down()
[all …]
H A Dintel_display_device.c258 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C), /* DVO A/B/C */
435 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) /* DP A, SDV…
465 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D), /* DP A, SD…
482 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D), /* DP A, SD…
550 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E…
603 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E…
647 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E…
798 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C)
896 ….__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D) | BIT(PORT_E…
904 .__runtime_defaults.port_mask = BIT(PORT_A) | BIT(PORT_B) | BIT(PORT_C) | BIT(PORT_D),
[all …]
H A Dvlv_dsi.c342 intel_de_rmw(display, MIPI_CTRL(display, PORT_A), GLK_MIPIIO_RESET_RELEASED, 0); in glk_dsi_enable_io()
382 intel_de_rmw(display, MIPI_CTRL(display, PORT_A), 0, GLK_MIPIIO_RESET_RELEASED); in glk_dsi_device_ready()
484 intel_de_rmw(display, VLV_MIPI_PORT_CTRL(PORT_A), 0, LP_OUTPUT_HOLD); in vlv_dsi_device_ready()
543 intel_de_rmw(display, MIPI_CTRL(display, PORT_A), GLK_MIPIIO_RESET_RELEASED, 0); in glk_dsi_disable_mipi_io()
580 BXT_MIPI_PORT_CTRL(port) : VLV_MIPI_PORT_CTRL(PORT_A); in vlv_dsi_clear_device_ready()
598 if ((IS_BROXTON(dev_priv) || port == PORT_A) && in vlv_dsi_clear_device_ready()
645 if (intel_dsi->ports == (BIT(PORT_A) | BIT(PORT_C))) { in intel_dsi_port_enable()
1003 *pipe = port == PORT_A ? PIPE_A : PIPE_B; in intel_dsi_get_hw_state()
1336 tmp = intel_de_read(display, MIPI_CTRL(display, PORT_A)); in intel_dsi_prepare()
1338 intel_de_write(display, MIPI_CTRL(display, PORT_A), in intel_dsi_prepare()
[all …]
H A Dintel_ddi.c724 if (HAS_TRANSCODER(dev_priv, TRANSCODER_EDP) && port == PORT_A) in intel_ddi_connector_get_hw_state()
792 if (HAS_TRANSCODER(dev_priv, TRANSCODER_EDP) && port == PORT_A) { in intel_ddi_get_encoder_pipes()
1073 if (encoder->port == PORT_A && dig_port->max_lanes == 4) in skl_ddi_set_iboost()
1863 case PORT_A: in bxt_ddi_get_pll()
2806 is_mst && (port == PORT_A || port == PORT_E)); in hsw_ddi_pre_enable_dp()
2808 drm_WARN_ON(&dev_priv->drm, is_mst && port == PORT_A); in hsw_ddi_pre_enable_dp()
2848 if ((port != PORT_A || DISPLAY_VER(dev_priv) >= 9) && in hsw_ddi_pre_enable_dp()
3273 if (port == PORT_A && DISPLAY_VER(dev_priv) < 9) in intel_enable_ddi_dp()
3299 [PORT_A] = TRANSCODER_EDP, in gen9_chicken_trans_reg_by_port()
3308 if (drm_WARN_ON(&dev_priv->drm, port < PORT_A || port > PORT_E)) in gen9_chicken_trans_reg_by_port()
[all …]
H A Dintel_bios.c1655 panel->vbt.dsi.bl_ports = BIT(PORT_A); in parse_dsi_backlight_ports()
1662 panel->vbt.dsi.bl_ports = BIT(PORT_A) | BIT(port_bc); in parse_dsi_backlight_ports()
1671 panel->vbt.dsi.cabc_ports = BIT(PORT_A); in parse_dsi_backlight_ports()
1679 BIT(PORT_A) | BIT(port_bc); in parse_dsi_backlight_ports()
2317 for (port = PORT_A; port < n_ports; port++) { in __dvo_port_to_port()
2338 [PORT_A] = { DVO_PORT_HDMIA, DVO_PORT_DPA, -1 }, in dvo_port_to_port()
2353 [PORT_A] = { DVO_PORT_HDMIA, DVO_PORT_DPA, -1 }, in dvo_port_to_port()
2364 [PORT_A] = { DVO_PORT_HDMIA, DVO_PORT_DPA, -1 }, in dvo_port_to_port()
2373 [PORT_A] = { DVO_PORT_HDMIA, DVO_PORT_DPA, -1 }, in dvo_port_to_port()
2411 return PORT_A; in dsi_dvo_port_to_port()
[all …]
H A Dicl_dsi.c95 if (port == PORT_A) in dsi_port_to_transcoder()
224 port = PORT_A; in icl_dsi_frame_update()
396 port == PORT_A ? in get_dsi_io_power_domains()
1396 port == PORT_A ? in gen11_dsi_disable_io_power()
1532 if (intel_dsi->ports == (BIT(PORT_B) | BIT(PORT_A))) in gen11_dsi_get_cmd_mode_config()
2034 intel_dsi->ports = BIT(PORT_A) | BIT(PORT_B); in icl_dsi_init()
H A Dintel_display.h120 case PORT_A: in port_identifier()
231 for ((__port) = PORT_A; (__port) < I915_MAX_PORTS; (__port)++)
H A Dintel_combo_phy.c164 bool ddi_a_present = intel_bios_is_port_present(display, PORT_A); in ehl_vbt_ddi_d_present()
H A Dintel_display_irq.c987 PORT_A : PORT_B; in gen11_dsi_te_interrupt_handler()
988 dsi_trans = (port == PORT_A) ? TRANSCODER_DSI_0 : TRANSCODER_DSI_1; in gen11_dsi_te_interrupt_handler()
1020 port = (te_trigger & DSI1_TE) ? PORT_B : PORT_A; in gen11_dsi_te_interrupt_handler()
1409 port = PORT_A; in gen11_dsi_configure_te()
H A Dintel_display_power.c2349 .port_start = PORT_A,
2365 .port_start = PORT_A,
2392 .port_start = PORT_A,
2419 .port_start = PORT_A,
H A Dvlv_dsi_regs.h16 #define _MIPI_PORT(port, a, c) (((port) == PORT_A) ? a : c) /* ports A and C only */
H A Dintel_dvo.c84 .port = PORT_A,
H A Dintel_audio.c616 if (drm_WARN_ON(&i915->drm, port == PORT_A)) in ibx_audio_codec_disable()
652 if (drm_WARN_ON(&i915->drm, port == PORT_A)) in ibx_audio_codec_enable()
H A Dintel_dp.c467 encoder->port != PORT_A); in intel_dp_has_joiner()
1602 if (DISPLAY_VER(dev_priv) == 11 && encoder->port != PORT_A && in intel_dp_source_supports_fec()
2673 if (DISPLAY_VER(dev_priv) < 12 && port == PORT_A) in intel_dp_port_has_audio()
3067 if (HAS_PCH_SPLIT(dev_priv) && !HAS_DDI(dev_priv) && encoder->port != PORT_A) in intel_dp_compute_config()
6163 if (DISPLAY_VER(dev_priv) < 9 && port == PORT_A) in _intel_dp_is_port_edp()
6190 if (port == PORT_A) in intel_dp_has_gamut_metadata_dip()
6209 if (!IS_G4X(dev_priv) && port != PORT_A) in intel_dp_add_properties()
H A Dintel_pps.c1643 case PORT_A: in pps_init_registers()
1855 g4x_dp_port_enabled(dev_priv, DP_A, PORT_A, &panel_pipe); in assert_pps_unlocked()
H A Dintel_dsi_vbt.c99 return PORT_A; in intel_dsi_seq_port_to_port()
H A Dintel_hdcp.c454 case PORT_A: in intel_hdcp_get_repeater_ctl()
2254 case PORT_A: in intel_get_hdcp_ddi_index()
H A Dintel_ddi_buf_trans.c1178 if (port == PORT_A || port == PORT_E) in skl_buf_trans_num_entries()
H A Dintel_hdmi.c2852 drm_WARN_ON(display->drm, encoder->port == PORT_A); in gen9bc_tgp_encoder_to_ddc_pin()
3061 if (DISPLAY_VER(display) < 12 && drm_WARN_ON(dev, port == PORT_A)) in intel_hdmi_init_connector()
H A Dintel_display_debugfs.c947 lpsp_capable = (encoder->port == PORT_A && in i915_lpsp_capability_show()
H A Dintel_display.c2061 return PHY_A + port - PORT_A; in intel_port_to_phy()
4060 for_each_port_masked(port, BIT(PORT_A) | BIT(PORT_C)) { in bxt_get_dsi_transcoder_state()
4061 if (port == PORT_A) in bxt_get_dsi_transcoder_state()
8124 if (intel_de_read(dev_priv, DDI_BUF_CTL(PORT_A)) & DDI_A_4_LANES) in intel_ddi_crt_present()
8172 g4x_dp_init(dev_priv, DP_A, PORT_A); in intel_setup_outputs()
/linux/drivers/staging/media/tegra-video/
H A Dcsi.h29 PORT_A = 0, enumerator
H A Dtegra210.c1016 val = ((portno & 1) == PORT_A) ? in tegra210_csi_port_start_streaming()
1109 val = ((portno & 1) == PORT_A) ? in tegra210_csi_port_stop_streaming()
/linux/drivers/gpu/drm/i915/
H A Dintel_gvt_mmio_table.c490 MMIO_D(PORT_CLK_SEL(PORT_A)); in iterate_generic_mmio()
521 MMIO_D(DDI_BUF_CTL(PORT_A)); in iterate_generic_mmio()
526 MMIO_D(DP_TP_CTL(PORT_A)); in iterate_generic_mmio()
531 MMIO_D(DP_TP_STATUS(PORT_A)); in iterate_generic_mmio()
1133 MMIO_D(BXT_PHY_CTL(PORT_A)); in iterate_bxt_mmio()
1136 MMIO_D(BXT_PORT_PLL_ENABLE(PORT_A)); in iterate_bxt_mmio()

12