Home
last modified time | relevance | path

Searched refs:PLL_REF_DIV (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/clk/x86/
H A Dclk-cgu-pll.c18 #define PLL_REF_DIV(x) ((x) + 0x08) macro
45 mult = lgm_get_clk_val(pll->membase, PLL_REF_DIV(pll->reg), 0, 12); in lgm_pll_recalc_rate()
46 div = lgm_get_clk_val(pll->membase, PLL_REF_DIV(pll->reg), 18, 6); in lgm_pll_recalc_rate()
/linux/drivers/video/fbdev/aty/
H A Dmach64_ct.c389 pll->ct.pll_ref_div = aty_ld_pll_ct(PLL_REF_DIV, par); in aty_get_pll_ct()
515 pll->ct.pll_ref_div = aty_ld_pll_ct(PLL_REF_DIV, par); in aty_init_pll_ct()
628 aty_st_pll_ct(PLL_REF_DIV, pll->ct.pll_ref_div, par); in aty_resume_pll_ct()
H A Datyfb_base.c2473 u8 pll_ref_div = aty_ld_pll_ct(PLL_REF_DIV, par); in aty_init()
3103 M = pll_regs[PLL_REF_DIV]; in atyfb_setup_sparc()
/linux/drivers/gpu/drm/amd/display/dc/dce/
H A Ddce_clock_source.c1698 calc_pll_cs_init_data.max_pll_ref_divider = clk_src->cs_mask->PLL_REF_DIV; in dce110_clk_src_construct()
1717 calc_pll_cs_init_data_hdmi.max_pll_ref_divider = clk_src->cs_mask->PLL_REF_DIV; in dce110_clk_src_construct()
/linux/include/video/
H A Dmach64.h782 #define PLL_REF_DIV 0x02 macro