Searched refs:PLL_PCG_POSTDIV_SEL_MASK (Results 1 – 1 of 1) sorted by relevance
| /linux/drivers/phy/rockchip/ |
| H A D | phy-rockchip-samsung-hdptx.c | 157 #define PLL_PCG_POSTDIV_SEL_MASK GENMASK(7, 4) macro
1178 regmap_update_bits(hdptx->regmap, CMN_REG(0086), PLL_PCG_POSTDIV_SEL_MASK, in rk_hdptx_frl_lcpll_cmn_config()
1179 FIELD_PREP(PLL_PCG_POSTDIV_SEL_MASK, cfg->pms_sdiv)); in rk_hdptx_frl_lcpll_cmn_config()
1262 regmap_update_bits(hdptx->regmap, CMN_REG(0086), PLL_PCG_POSTDIV_SEL_MASK, in rk_hdptx_tmds_ropll_cmn_config()
1263 FIELD_PREP(PLL_PCG_POSTDIV_SEL_MASK, cfg->pms_sdiv)); in rk_hdptx_tmds_ropll_cmn_config()
2286 ropll_hw.pms_sdiv = FIELD_GET(PLL_PCG_POSTDIV_SEL_MASK, val) + 1; in rk_hdptx_phy_clk_calc_rate_from_pll_cfg()
|