Searched refs:PLL_LOCK_TIME (Results 1 – 8 of 8) sorted by relevance
| /linux/arch/arm/mach-davinci/ |
| H A D | clock.h | 59 #define PLL_LOCK_TIME 20 macro
|
| H A D | pm.c | 92 udelay(PLL_LOCK_TIME); in davinci_pm_suspend()
|
| H A D | sleep.S | 22 #define PLL_LOCK_CYCLES (PLL_LOCK_TIME * 25)
|
| /linux/drivers/phy/qualcomm/ |
| H A D | phy-qcom-m31-eusb2.c | 57 #define PLL_LOCK_TIME GENMASK(1, 0) macro
94 M31_EUSB_PHY_INIT_CFG(USB_PHY_XCFGI_7_0, PLL_LOCK_TIME, 0),
|
| /linux/drivers/phy/ti/ |
| H A D | phy-am654-serdes.c | 73 #define PLL_LOCK_TIME 100000 /* in microseconds */ macro
255 1000, PLL_LOCK_TIME); in serdes_am654_enable_pll()
320 val, SLEEP_TIME, PLL_LOCK_TIME); in serdes_am654_power_on()
|
| H A D | phy-ti-pipe3.c | 124 #define PLL_LOCK_TIME 100 /* in milliseconds */ macro
392 timeout = jiffies + msecs_to_jiffies(PLL_LOCK_TIME); in ti_pipe3_dpll_wait_lock()
|
| /linux/drivers/clk/davinci/ |
| H A D | pll.c | 92 #define PLL_LOCK_TIME 20 macro
331 udelay(PLL_LOCK_TIME); in davinci_pllen_rate_change()
|
| /linux/drivers/phy/cadence/ |
| H A D | phy-cadence-sierra.c | 234 #define PLL_LOCK_TIME 100000 macro
636 val, !val, 1000, PLL_LOCK_TIME); in cdns_sierra_phy_on()
648 1000, PLL_LOCK_TIME); in cdns_sierra_phy_on()
655 val, val, 1000, PLL_LOCK_TIME); in cdns_sierra_phy_on()
|