Home
last modified time | relevance | path

Searched refs:PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/xe/instructions/
H A Dxe_gpu_commands.h59 #define PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE (1<<11) macro
/linux/drivers/gpu/drm/i915/gt/
H A Dgen6_engine_cs.c119 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; in gen6_emit_flush_rcs()
325 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; in gen7_emit_flush_rcs()
H A Dgen8_engine_cs.c30 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; in gen8_emit_flush_rcs()
144 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; in gen11_emit_flush_rcs()
320 flags |= PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE; in gen12_emit_flush_rcs()
H A Dintel_gpu_commands.h307 #define PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE (1<<11) /* MBZ on ILK */ macro
H A Dintel_lrc.c1356 cs = gen8_emit_pipe_control(cs, PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE, 0); in gen12_emit_indirect_ctx_rcs()
1383 PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE, in gen12_emit_indirect_ctx_xcs()
/linux/drivers/gpu/drm/xe/
H A Dxe_ring_ops.c146 PIPE_CONTROL_INSTRUCTION_CACHE_INVALIDATE | in emit_pipe_invalidate()