Home
last modified time | relevance | path

Searched refs:PHY_INTERFACE_MODE_QSGMII (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/phy/ti/
H A Dphy-gmii-sel.c103 case PHY_INTERFACE_MODE_QSGMII: in phy_gmii_sel_mode()
104 if (!(soc_data->extra_modes & BIT(PHY_INTERFACE_MODE_QSGMII))) in phy_gmii_sel_mode()
233 .extra_modes = BIT(PHY_INTERFACE_MODE_QSGMII) | BIT(PHY_INTERFACE_MODE_SGMII),
242 .extra_modes = BIT(PHY_INTERFACE_MODE_QSGMII) | BIT(PHY_INTERFACE_MODE_SGMII),
251 .extra_modes = BIT(PHY_INTERFACE_MODE_QSGMII) | BIT(PHY_INTERFACE_MODE_SGMII) |
/linux/drivers/net/pcs/
H A Dpcs-lynx.c90 case PHY_INTERFACE_MODE_QSGMII: in lynx_pcs_get_state()
179 case PHY_INTERFACE_MODE_QSGMII: in lynx_pcs_config()
292 case PHY_INTERFACE_MODE_QSGMII: in lynx_pcs_link_up()
/linux/drivers/net/ethernet/microchip/sparx5/
H A Dsparx5_port.c172 case PHY_INTERFACE_MODE_QSGMII: in sparx5_get_port_status()
239 case PHY_INTERFACE_MODE_QSGMII: in sparx5_port_verify_speed()
527 case PHY_INTERFACE_MODE_QSGMII: /* QSGMII: 4x2G5 devices. Mode Q' */ in sparx5_port_mux_set()
687 if (conf->portmode == PHY_INTERFACE_MODE_QSGMII && in sparx5_serdes_set()
736 conf->portmode == PHY_INTERFACE_MODE_QSGMII) in sparx5_port_pcs_low_set()
1079 if (conf->portmode == PHY_INTERFACE_MODE_QSGMII || in sparx5_port_init()
1094 if (conf->portmode == PHY_INTERFACE_MODE_QSGMII) { in sparx5_port_init()
H A Dsparx5_main.c308 __set_bit(PHY_INTERFACE_MODE_QSGMII, in sparx5_create_port()
/linux/drivers/net/ethernet/freescale/fman/
H A Dfman_memac.c652 case PHY_INTERFACE_MODE_QSGMII: in memac_if_mode()
671 case PHY_INTERFACE_MODE_QSGMII: in memac_select_pcs()
688 case PHY_INTERFACE_MODE_QSGMII: in memac_prepare()
1184 memac_supports(mac_dev, PHY_INTERFACE_MODE_QSGMII)) in memac_initialization()
1185 __set_bit(PHY_INTERFACE_MODE_QSGMII, supported); in memac_initialization()
1186 else if (mac_dev->phy_if == PHY_INTERFACE_MODE_QSGMII) in memac_initialization()
/linux/drivers/phy/mscc/
H A Dphy-ocelot-serdes.c71 if (mode == PHY_INTERFACE_MODE_QSGMII) { in serdes_init_s6g()
357 SERDES_MUX(i, p, PHY_MODE_ETHERNET, PHY_INTERFACE_MODE_QSGMII, m, c)
414 if (submode != PHY_INTERFACE_MODE_QSGMII && in serdes_set_mode()
/linux/drivers/phy/microchip/
H A Dlan966x_serdes.c43 SERDES_MUX(i, p, PHY_MODE_ETHERNET, PHY_INTERFACE_MODE_QSGMII, m, c)
390 if (mode == PHY_INTERFACE_MODE_QSGMII) in lan966x_sd6g40_setup()
479 submode = PHY_INTERFACE_MODE_QSGMII; in serdes_set_mode()
H A Dsparx5_serdes.c2211 case PHY_INTERFACE_MODE_QSGMII: in sparx5_serdes_get_serdesmode()
2273 case PHY_INTERFACE_MODE_QSGMII: in sparx5_serdes_set_mode()
2353 case PHY_INTERFACE_MODE_QSGMII: in sparx5_serdes_validate()
/linux/drivers/net/phy/qcom/
H A Dqca807x.c550 phy_modes(PHY_INTERFACE_MODE_QSGMII))) in qca807x_phy_package_probe_once()
551 priv->package_mode = PHY_INTERFACE_MODE_QSGMII; in qca807x_phy_package_probe_once()
581 case PHY_INTERFACE_MODE_QSGMII: in qca807x_phy_package_config_init_once()
/linux/drivers/net/ethernet/freescale/dpaa2/
H A Ddpaa2-mac.c49 *if_mode = PHY_INTERFACE_MODE_QSGMII; in phy_mode()
77 case PHY_INTERFACE_MODE_QSGMII: in dpmac_eth_if_mode()
/linux/drivers/net/ethernet/mscc/
H A Docelot_mm.c65 if ((ocelot_port->phy_mode != PHY_INTERFACE_MODE_QSGMII || in ocelot_port_update_active_preemptible_tcs()
H A Docelot.c988 if (ocelot_port->phy_mode == PHY_INTERFACE_MODE_QSGMII) in ocelot_port_configure_serdes()
1072 if (interface != PHY_INTERFACE_MODE_QSGMII || in ocelot_phylink_mac_link_down()
H A Docelot_net.c1738 phy_mode != PHY_INTERFACE_MODE_QSGMII && in ocelot_port_phylink_create()
/linux/include/linux/
H A Dphylink.h657 case PHY_INTERFACE_MODE_QSGMII: in phylink_get_link_timer_ns()
/linux/drivers/net/phy/
H A Dphylink.c227 case PHY_INTERFACE_MODE_QSGMII: in phylink_interface_max_speed()
516 case PHY_INTERFACE_MODE_QSGMII: in phylink_get_capabilities()
922 case PHY_INTERFACE_MODE_QSGMII: in phylink_parse_mode()
1130 case PHY_INTERFACE_MODE_QSGMII: in phylink_pcs_neg_mode()
3693 case PHY_INTERFACE_MODE_QSGMII: in phylink_mii_c22_pcs_decode_state()
3768 case PHY_INTERFACE_MODE_QSGMII: in phylink_mii_c22_pcs_encode_advertisement()
H A Dphy-core.c142 case PHY_INTERFACE_MODE_QSGMII: in phy_interface_num_ports()
/linux/drivers/net/phy/mscc/
H A Dmscc_main.c1586 if (phydev->interface == PHY_INTERFACE_MODE_QSGMII) { in vsc8584_config_host_serdes()
1606 if (phydev->interface == PHY_INTERFACE_MODE_QSGMII) in vsc8584_config_host_serdes()
1651 if (phydev->interface == PHY_INTERFACE_MODE_QSGMII) { in vsc8574_config_host_serdes()
1674 if (phydev->interface == PHY_INTERFACE_MODE_QSGMII) in vsc8574_config_host_serdes()
/linux/drivers/net/ethernet/ti/
H A Dam65-cpsw-nuss.c2791 case PHY_INTERFACE_MODE_QSGMII: in am65_cpsw_nuss_init_port_ndev()
3440 .extra_modes = BIT(PHY_INTERFACE_MODE_QSGMII) | BIT(PHY_INTERFACE_MODE_SGMII),
3447 .extra_modes = BIT(PHY_INTERFACE_MODE_QSGMII) | BIT(PHY_INTERFACE_MODE_SGMII),
3454 .extra_modes = BIT(PHY_INTERFACE_MODE_QSGMII) | BIT(PHY_INTERFACE_MODE_SGMII) |
/linux/drivers/net/ethernet/microchip/lan966x/
H A Dlan966x_main.c843 __set_bit(PHY_INTERFACE_MODE_QSGMII, in lan966x_probe_port()
/linux/drivers/net/ethernet/marvell/
H A Dmvneta.c3721 case PHY_INTERFACE_MODE_QSGMII: in mvneta_config_interface()
4142 if (state->interface == PHY_INTERFACE_MODE_QSGMII || in mvneta_mac_config()
5445 if (phy_mode != PHY_INTERFACE_MODE_QSGMII && in mvneta_port_power_up()
5543 __set_bit(PHY_INTERFACE_MODE_QSGMII, in mvneta_probe()
/linux/drivers/net/ethernet/cavium/thunder/
H A Dthunder_bgx.c1048 return PHY_INTERFACE_MODE_QSGMII; in phy_interface_mode()
/linux/drivers/net/dsa/ocelot/
H A Dfelix.c1352 [PHY_INTERFACE_MODE_QSGMII] = OCELOT_PORT_MODE_QSGMII,