Searched refs:PHASE (Results 1 – 11 of 11) sorted by relevance
| /linux/sound/firewire/ |
| H A D | Kconfig | 121 * TerraTec PHASE 24 FW/PHASE X24 FW/PHASE 88 Rack FW
|
| /linux/drivers/gpu/drm/nouveau/dispnv50/ |
| H A D | head917d.c | 44 NVVAL(NV917D, HEAD_SET_DITHER_CONTROL, PHASE, 0)); in head917d_dither()
|
| H A D | headc37d.c | 100 NVVAL(NVC37D, HEAD_SET_DITHER_CONTROL, PHASE, 0)); in headc37d_dither()
|
| H A D | head907d.c | 91 NVVAL(NV907D, HEAD_SET_DITHER_CONTROL, PHASE, 0)); in head907d_dither()
|
| H A D | head507d.c | 62 NVVAL(NV507D, HEAD_SET_DITHER_CONTROL, PHASE, 0)); in head507d_dither()
|
| /linux/drivers/scsi/ |
| H A D | FlashPoint.c | 499 #define PHASE BIT(13) macro 1806 && !((RDW_HARPOON((ioport + hp_intstat)) & PHASE) in FlashPoint_HandleInterrupt() 1833 (PROG_HLT | RSEL | PHASE | BUS_FREE)); in FlashPoint_HandleInterrupt() 1869 (PHASE | IUNKWN | PROG_HLT)); in FlashPoint_HandleInterrupt() 2057 (PROG_HLT | TIMEOUT | SEL | BUS_FREE | PHASE | in FPT_SccbMgr_bad_isr() 2644 WRW_HARPOON((port + hp_intstat), PHASE); in FPT_sres() 2649 WRW_HARPOON((port + hp_intstat), PHASE); in FPT_sres() 2722 (PHASE | RESET)) in FPT_sres() 2804 while (!(RDW_HARPOON((port + hp_intstat)) & (PHASE | RESET)) && in FPT_sres() 2814 WRW_HARPOON((port + hp_intstat), PHASE); in FPT_SendMsg() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/ |
| H A D | dcn401_resource.h | 638 DCCG_SRII(PHASE, DP_DTO, 0), DCCG_SRII(PHASE, DP_DTO, 1), \ 639 DCCG_SRII(PHASE, DP_DTO, 2), DCCG_SRII(PHASE, DP_DTO, 3), \
|
| /linux/Documentation/networking/ |
| H A D | can.rst | 1241 [ tq TQ prop-seg PROP_SEG phase-seg1 PHASE-SEG1 1242 phase-seg2 PHASE-SEG2 [ sjw SJW ] ] 1245 [ dtq TQ dprop-seg PROP_SEG dphase-seg1 PHASE-SEG1 1246 dphase-seg2 PHASE-SEG2 [ dsjw SJW ] ] 1265 PHASE-SEG1 := { 1..8 } 1266 PHASE-SEG2 := { 1..8 }
|
| /linux/Documentation/scsi/ |
| H A D | ChangeLog.sym53c8xx | 341 to testing for a PHASE. SYMBIOS say this feature is working fine.
|
| H A D | sym53c8xx_2.rst | 141 LOAD/STORE and handles PHASE MISMATCH from SCRIPTS for devices that
|
| H A D | ncr53c8xx.rst | 1233 have detected an expected disconnection (BUS FREE PHASE). For this process
|