| /linux/include/dt-bindings/clock/ |
| H A D | samsung,s3c64xx-clock.h | 82 #define PCLK_PWM 67 macro
|
| H A D | rk3036-cru.h | 72 #define PCLK_PWM 350 macro
|
| H A D | exynos7-clk.h | 87 #define PCLK_PWM 10 macro
|
| H A D | rk3128-cru.h | 112 #define PCLK_PWM 350 macro
|
| H A D | rk3228-cru.h | 111 #define PCLK_PWM 350 macro
|
| H A D | rv1108-cru.h | 120 #define PCLK_PWM 269 macro
|
| H A D | rk3328-cru.h | 145 #define PCLK_PWM 214 macro
|
| H A D | rk3288-cru.h | 142 #define PCLK_PWM 350 macro
|
| /linux/arch/arm/boot/dts/rockchip/ |
| H A D | rv1108.dtsi | 198 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
209 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
220 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
231 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
| H A D | rk3036.dtsi | 474 clocks = <&cru PCLK_PWM>;
484 clocks = <&cru PCLK_PWM>;
494 clocks = <&cru PCLK_PWM>;
504 clocks = <&cru PCLK_PWM>;
|
| H A D | rk322x.dtsi | 443 clocks = <&cru PCLK_PWM>;
453 clocks = <&cru PCLK_PWM>;
463 clocks = <&cru PCLK_PWM>;
473 clocks = <&cru PCLK_PWM>;
|
| H A D | rk3128.dtsi | 690 clocks = <&cru PCLK_PWM>;
700 clocks = <&cru PCLK_PWM>;
710 clocks = <&cru PCLK_PWM>;
720 clocks = <&cru PCLK_PWM>;
|
| /linux/arch/arm/boot/dts/samsung/ |
| H A D | s3c64xx.dtsi | 170 clocks = <&clocks PCLK_PWM>;
|
| /linux/drivers/clk/rockchip/ |
| H A D | clk-rk3036.c | 415 GATE(PCLK_PWM, "pclk_pwm", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 10, GFLAGS),
|
| H A D | clk-rk3128.c | 505 GATE(PCLK_PWM, "pclk_pwm", "pclk_peri", 0, RK2928_CLKGATE_CON(7), 10, GFLAGS),
|
| H A D | clk-rk3228.c | 608 GATE(PCLK_PWM, "pclk_rk_pwm", "pclk_cpu", 0, RK2928_CLKGATE_CON(9), 7, GFLAGS),
|
| H A D | clk-rv1108.c | 630 GATE(PCLK_PWM, "pclk_pwm", "pclk_bus_pre", 0,
|
| H A D | clk-rk3328.c | 778 GATE(PCLK_PWM, "pclk_rk_pwm", "pclk_bus", 0, RK3328_CLKGATE_CON(16), 6, GFLAGS),
|
| H A D | clk-rk3288.c | 683 GATE(PCLK_PWM, "pclk_pwm", "pclk_cpu", 0, RK3288_CLKGATE_CON(10), 0, GFLAGS),
|
| /linux/arch/arm64/boot/dts/rockchip/ |
| H A D | rk3328.dtsi | 491 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
502 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
513 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
524 clocks = <&cru SCLK_PWM>, <&cru PCLK_PWM>;
|
| /linux/arch/arm64/boot/dts/exynos/ |
| H A D | exynos7.dtsi | 633 clocks = <&clock_peric0 PCLK_PWM>;
|