Home
last modified time | relevance | path

Searched refs:PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT (Results 1 – 9 of 9) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/pcie/
H A Dpcie_6_1_0_sh_mask.h354 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT macro
/linux/drivers/gpu/drm/amd/include/asic_reg/bif/
H A Dbif_3_0_sh_mask.h7545 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT 0x00000003 macro
H A Dbif_4_1_sh_mask.h2754 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT 0x3 macro
H A Dbif_5_0_sh_mask.h10434 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT 0x3 macro
H A Dbif_5_1_sh_mask.h3708 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT 0x3 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/nbio/
H A Dnbio_7_4_sh_mask.h42199 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT macro
H A Dnbio_4_3_0_sh_mask.h31235 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT macro
H A Dnbio_2_3_sh_mask.h53329 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT macro
H A Dnbio_6_1_sh_mask.h37581 #define PCIEP_PORT_CNTL__NATIVE_PME_EN__SHIFT macro