Home
last modified time | relevance | path

Searched refs:PA_CL_UCP_0_X__DATA_REGISTER__SHIFT (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h5612 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT 0x0 macro
H A Dgfx_8_1_sh_mask.h6934 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT 0x0 macro
H A Dgfx_8_0_sh_mask.h6400 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT 0x0 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h15463 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_9_1_sh_mask.h16768 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_9_2_1_sh_mask.h16640 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_9_4_2_sh_mask.h8889 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_11_5_0_sh_mask.h16526 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_11_0_0_sh_mask.h20557 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_12_0_0_sh_mask.h28230 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_10_1_0_sh_mask.h22961 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro
H A Dgc_11_0_3_sh_mask.h22887 #define PA_CL_UCP_0_X__DATA_REGISTER__SHIFT … macro