Home
last modified time | relevance | path

Searched refs:PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK (Results 1 – 12 of 12) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_7_2_sh_mask.h5579 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK 0xc000 macro
H A Dgfx_8_1_sh_mask.h6901 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK 0xc000 macro
H A Dgfx_8_0_sh_mask.h6367 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK 0xc000 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h16919 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_9_1_sh_mask.h18224 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_9_2_1_sh_mask.h18100 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_9_4_2_sh_mask.h10347 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_11_5_0_sh_mask.h18093 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_11_0_0_sh_mask.h22119 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_12_0_0_sh_mask.h30216 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_10_1_0_sh_mask.h24411 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro
H A Dgc_11_0_3_sh_mask.h24449 #define PA_CL_CLIP_CNTL__PS_UCP_MODE_MASK … macro