Searched refs:OutputBpp (Results 1 – 10 of 10) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/ |
| H A D | dml2_core_shared_types.h | 297 double OutputBpp[DML2_MAX_PLANES]; member 532 double OutputBpp[DML2_MAX_PLANES]; member 817 double OutputBpp[DML2_MAX_PLANES]; member 1053 double OutputBpp[DML2_MAX_PLANES]; member 1164 double OutputBpp[DML2_MAX_PLANES]; member
|
| H A D | dml2_core_dcn4_calcs.c | 4490 double OutputBpp, in RequiredDTBCLK() argument 4498 return math_max2(PixelClock / 4.0 * OutputBpp / 24.0, 25.0); in RequiredDTBCLK() 4501 …double HCActive = math_ceil2(DSCSlices * math_ceil2(OutputBpp * math_ceil2(HActive / DSCSlices, 1)… in RequiredDTBCLK() 4513 double OutputBpp, in DSCDelayRequirement() argument 4525 if (DSCEnabled == true && OutputBpp != 0) { in DSCDelayRequirement() 4534 …= NumberOfDSCSlicesFactor * (dscceComputeDelay(DSCInputBitPerComponent, OutputBpp, (unsigned int)(… in DSCDelayRequirement() 4546 DML_LOG_VERBOSE("DML::%s: OutputBpp = %f\n", __func__, OutputBpp); in DSCDelayRequirement() 7987 get_stream_output_bpp(s->OutputBpp, display_cfg); in dml_core_mode_support() 8483 s->OutputBpp[k], in dml_core_mode_support() 8497 &mode_lib->ms.OutputBpp[k], in dml_core_mode_support() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/ |
| H A D | display_mode_vba_util_32.h | 313 double OutputBpp, 323 double OutputBpp,
|
| H A D | display_mode_vba_32.c | 3750 mode_lib->vba.OutputBpp[k] = mode_lib->vba.OutputBppPerState[mode_lib->vba.VoltageLevel][k]; in dml32_ModeSupportAndSystemConfigurationFull()
|
| /linux/drivers/gpu/drm/amd/display/dc/dml2_0/ |
| H A D | dml2_translation_helper.c | 849 out->OutputBpp[location] = (dml_float_t)output_bpc * 3; in populate_dml_output_cfg_from_stream_state() 853 out->OutputBpp[location] = (output_bpc * 3.0) / 2; in populate_dml_output_cfg_from_stream_state() 860 out->OutputBpp[location] = (dml_float_t)output_bpc * 2; in populate_dml_output_cfg_from_stream_state() 864 out->OutputBpp[location] = (dml_float_t)output_bpc * 3; in populate_dml_output_cfg_from_stream_state() 869 out->OutputBpp[location] = in->timing.dsc_cfg.bits_per_pixel / 16.0; in populate_dml_output_cfg_from_stream_state()
|
| H A D | dml2_utils.c | 123 dml_output_array->OutputBpp[dst_index] = dml_output_array->OutputBpp[src_index]; in dml2_util_copy_dml_output()
|
| H A D | display_mode_core_structs.h | 625 …dml_float_t OutputBpp[__DML_NUM_PLANES__]; //< brief Use by mode_programming to specify a output b… member 798 dml_float_t OutputBpp[__DML_NUM_PLANES__]; member
|
| H A D | display_mode_core.c | 446 dml_float_t OutputBpp, 738 dml_float_t OutputBpp, 4595 dml_float_t OutputBpp, in RequiredDTBCLK() argument 4603 return dml_max(PixelClock / 4.0 * OutputBpp / 24.0, 25.0); in RequiredDTBCLK() 4606 …dml_float_t HCActive = dml_ceil(DSCSlices * dml_ceil(OutputBpp * dml_ceil(HActive / DSCSlices, 1) … in RequiredDTBCLK() 5891 dml_float_t OutputBpp, in DSCDelayRequirement() argument 5902 if (DSCEnabled == true && OutputBpp != 0) { in DSCDelayRequirement() 5904 …DSCDelayRequirement_val = dscceComputeDelay(DSCInputBitPerComponent, OutputBpp, (dml_uint_t)(dml_c… in DSCDelayRequirement() 5907 …DSCDelayRequirement_val = dscceComputeDelay(DSCInputBitPerComponent, OutputBpp, (dml_uint_t)(dml_c… in DSCDelayRequirement() 5910 …DSCDelayRequirement_val = dscceComputeDelay(DSCInputBitPerComponent, OutputBpp, (dml_uint_t)((dml_… in DSCDelayRequirement() [all …]
|
| /linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | display_mode_vba.h | 507 double OutputBpp[DC__NUM_DPP__MAX]; member
|
| H A D | display_mode_vba.c | 627 mode_lib->vba.OutputBpp[mode_lib->vba.NumberOfActivePlanes] = in fetch_pipe_params()
|