| /linux/arch/alpha/include/asm/ |
| H A D | irq.h | 29 # define NR_IRQS (128) /* max is RAWHIDE/TAKARA */ macro
31 # define NR_IRQS (32768 + 16) /* marvel - 32 pids */ macro
36 # define NR_IRQS 35 macro
39 # define NR_IRQS 32 macro
46 # define NR_IRQS 48 macro
50 # define NR_IRQS 40 macro
54 # define NR_IRQS 64 macro
57 #define NR_IRQS 80 macro
62 # define NR_IRQS 128 macro
65 # define NR_IRQS 2048 /* enuff for 8 QBBs */ macro
[all …]
|
| /linux/tools/arch/x86/include/asm/ |
| H A D | irq_vectors.h | |
| /linux/tools/perf/trace/beauty/arch/x86/include/asm/ |
| H A D | irq_vectors.h | 136 #define NR_IRQS \ macro
141 #define NR_IRQS (NR_VECTORS + IO_APIC_VECTOR_LIMIT) macro
143 #define NR_IRQS (NR_VECTORS + CPU_VECTOR_LIMIT) macro
145 #define NR_IRQS NR_IRQS_LEGACY macro
|
| /linux/arch/mips/include/asm/mach-db1x00/ |
| H A D | irq.h | 12 #ifdef NR_IRQS
13 #undef NR_IRQS
21 #define NR_IRQS 152 macro
|
| /linux/include/asm-generic/ |
| H A D | irq.h | 10 #ifndef NR_IRQS
11 #define NR_IRQS 64 macro
|
| /linux/arch/mips/include/asm/mach-generic/ |
| H A D | irq.h | 11 #ifndef NR_IRQS
12 #define NR_IRQS 256 macro
|
| /linux/arch/um/include/asm/ |
| H A D | irq.h | 34 #define NR_IRQS (UM_LAST_SIGNAL_IRQ + 64) macro
36 #define NR_IRQS UM_LAST_SIGNAL_IRQ macro
|
| /linux/arch/arm/mach-sa1100/include/mach/ |
| H A D | irqs.h | 98 #ifndef NR_IRQS
99 #define NR_IRQS (IRQ_BOARD_START + NR_IRQS_LOCOMO) macro
|
| /linux/drivers/irqchip/ |
| H A D | irq-xtensa-pic.c | 88 irq_domain_create_legacy(NULL, NR_IRQS - 1, 1, 0, in xtensa_pic_init_legacy()
98 irq_domain_create_linear(of_fwnode_handle(np), NR_IRQS, &xtensa_irq_domain_ops, in xtensa_pic_init()
|
| H A D | irq-pic32-evic.c | 36 u32 irq_types[NR_IRQS];
173 if (WARN_ON(intspec[0] >= NR_IRQS)) in pic32_irq_domain_xlate()
218 nchips = DIV_ROUND_UP(NR_IRQS, 32); in pic32_of_init()
|
| H A D | irq-xtensa-mx.c | 170 irq_domain_create_legacy(NULL, NR_IRQS - 1, 1, 0, &xtensa_mx_irq_domain_ops, in xtensa_mx_init_legacy()
180 irq_domain_create_linear(of_fwnode_handle(np), NR_IRQS, &xtensa_mx_irq_domain_ops, in xtensa_mx_init()
|
| /linux/arch/m68k/coldfire/ |
| H A D | intc.c | 28 unsigned char mcf_irq2imr[NR_IRQS];
144 for (irq = 0; (irq < NR_IRQS); irq++) { in init_IRQ()
|
| /linux/kernel/irq/ |
| H A D | irqdesc.c | 143 static unsigned int nr_irqs = NR_IRQS;
560 NR_IRQS, nr_irqs, initcnt); in early_irq_init()
580 struct irq_desc irq_desc[NR_IRQS] __cacheline_aligned_in_smp = {
581 [0 ... NR_IRQS-1] = {
595 printk(KERN_INFO "NR_IRQS: %d\n", NR_IRQS); in early_irq_init()
618 return (irq < NR_IRQS) ? irq_desc + irq : NULL; in irq_to_desc()
|
| /linux/arch/mips/rb532/ |
| H A D | irq.c | 55 #if (NR_IRQS < RC32434_NR_IRQS)
205 pr_info("Initializing IRQ's: %d out of %d\n", RC32434_NR_IRQS, NR_IRQS); in arch_init_irq()
|
| /linux/arch/mips/include/asm/mach-lantiq/xway/ |
| H A D | irq.h | 12 #define NR_IRQS 256 macro
|
| /linux/arch/mips/include/asm/mach-lantiq/falcon/ |
| H A D | irq.h | 12 #define NR_IRQS 328 macro
|
| /linux/arch/mips/include/asm/mach-malta/ |
| H A D | irq.h | 6 #define NR_IRQS 256 macro
|
| /linux/arch/mips/include/asm/mach-n64/ |
| H A D | irq.h | 5 #define NR_IRQS 8 macro
|
| /linux/arch/mips/include/asm/mach-bcm63xx/ |
| H A D | irq.h | 5 #define NR_IRQS 128 macro
|
| /linux/arch/mips/include/asm/mach-ralink/ |
| H A D | irq.h | 6 #define NR_IRQS 256 macro
|
| /linux/arch/openrisc/include/asm/ |
| H A D | irq.h | 18 #define NR_IRQS 32 macro
|
| /linux/arch/mips/include/asm/mach-pic32/ |
| H A D | irq.h | 9 #define NR_IRQS 256 macro
|
| /linux/arch/hexagon/include/asm/ |
| H A D | irq.h | 19 #define NR_IRQS 512 macro
|
| /linux/arch/sparc/include/asm/ |
| H A D | irq_32.h | 14 #define NR_IRQS 64 macro
|
| /linux/arch/arc/include/asm/ |
| H A D | irq.h | 15 #define NR_IRQS 512 macro
|