Home
last modified time | relevance | path

Searched refs:NAND_CMD_READSTART (Results 1 – 22 of 22) sorted by relevance

/linux/drivers/mtd/nand/raw/
H A Dsh_flctl.c630 (NAND_CMD_READSTART << 8) | NAND_CMD_READ0); in execmd_read_page_sector()
677 (NAND_CMD_READSTART << 8) | NAND_CMD_READ0); in execmd_read_oob()
761 set_cmd_regs(mtd, command, (NAND_CMD_READSTART << 8) in flctl_cmdfunc()
782 set_cmd_regs(mtd, command, (NAND_CMD_READSTART << 8) in flctl_cmdfunc()
H A Dnand_legacy.c486 chip->legacy.cmd_ctrl(chip, NAND_CMD_READSTART, in nand_command_lp()
H A Dpl35x-nand-controller.c613 PL35X_SMC_CMD_PHASE_CMD1(NAND_CMD_READSTART) | in pl35x_nand_read_page_hwecc()
1026 PL35X_SMC_ECC_CMD1_READ_END(NAND_CMD_READSTART) | in pl35x_nand_reset_state()
H A Dmpc5121_nfc.c374 mpc5121_nfc_send_cmd(mtd, NAND_CMD_READSTART); in mpc5121_nfc_command()
H A Drenesas-nand-controller.c408 COMMAND_2(NAND_CMD_READSTART) | COMMAND_FIFO_SEL | in rnandc_read_page_hw_ecc()
502 COMMAND_2(NAND_CMD_READSTART) | COMMAND_FIFO_SEL | in rnandc_read_subpage_hw_ecc()
H A Dhisi504_nand.c264 hinfc_write(host, NAND_CMD_READSTART << 8 | NAND_CMD_READ0, in hisi_nfc_send_cmd_readstart()
H A Dvf610_nfc.c565 cmd1 |= NAND_CMD_READSTART << CMD_BYTE2_SHIFT; in vf610_nfc_read_page()
H A Dcafe_nand.c245 cafe_writel(cafe, cafe->ctl2 | 0x100 | NAND_CMD_READSTART, NAND_CTRL2); in cafe_nand_cmdfunc()
H A Dfsl_elbc_nand.c290 (NAND_CMD_READSTART << FCR_CMD1_SHIFT)); in fsl_elbc_do_read()
H A Dnandsim.c1079 case NAND_CMD_READSTART: in ns_check_command()
1109 case NAND_CMD_READSTART: in ns_get_state_by_command()
H A Dqcom_nandc.c1585 case NAND_CMD_READSTART: in qcom_op_cmd_mapping()
1999 instr->ctx.cmd.opcode != NAND_CMD_READSTART) in qcom_check_op()
H A Dfsl_ifc_nand.c269 (NAND_CMD_READSTART << IFC_NAND_FCR0_CMD1_SHIFT), in fsl_ifc_do_read()
H A Dtegra_nand.c510 writel_relaxed(NAND_CMD_READSTART, ctrl->regs + CMD_REG2); in tegra_nand_page_xfer()
H A Dmarvell_nand.c1046 NDCB0_CMD2(NAND_CMD_READSTART), in marvell_nfc_hw_ecc_hmg_do_read_page()
1328 NDCB0_CMD2(NAND_CMD_READSTART); in marvell_nfc_hw_ecc_bch_read_chunk()
H A Darasan-nand-controller.c415 CMD_2(NAND_CMD_READSTART) | in anfc_read_page_hw_ecc()
H A Dmeson_nand.c735 nfc->cmdfifo.rw.cmd1 = cs | NFC_CMD_CLE | NAND_CMD_READSTART; in meson_nfc_rw_cmd_prepare_and_execute()
H A Dsunxi_nand.c929 NAND_CMD_READSTART, nfc->regs + NFC_REG_RCMD_SET); in sunxi_nfc_hw_ecc_read_chunks_dma()
H A Dstm32_fmc2_nand.c783 FIELD_PREP(FMC2_CSQCFGR1_CMD2, NAND_CMD_READSTART) | in stm32_fmc2_nfc_rw_page_init()
H A Dnand_base.c1191 NAND_OP_CMD(NAND_CMD_READSTART, NAND_COMMON_TIMING_NS(conf, tWB_max)), in nand_lp_exec_read_page_op()
1260 NAND_OP_CMD(NAND_CMD_READSTART, NAND_COMMON_TIMING_NS(conf, tWB_max)), in nand_lp_exec_cont_read_page_op()
/linux/drivers/mtd/nand/raw/bcm47xxnflash/
H A Dops_bcm4706.c113 ctlcode |= NAND_CMD_READSTART << 8; in bcm47xxnflash_ops_bcm4706_read()
/linux/include/linux/mtd/
H A Drawnand.h69 #define NAND_CMD_READSTART 0x30 macro
/linux/drivers/mtd/nand/raw/atmel/
H A Dnand-controller.c1067 nc->op.cmds[nc->op.ncmds++] = NAND_CMD_READSTART; in atmel_hsmc_nand_pmecc_read_pg()