Searched refs:MSR_TYPE_RW (Results 1 – 6 of 6) sorted by relevance
/linux/arch/x86/kvm/vmx/ |
H A D | pmu_intel.c | 681 vmx_set_intercept_for_msr(vcpu, lbr->from + i, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs() 682 vmx_set_intercept_for_msr(vcpu, lbr->to + i, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs() 684 vmx_set_intercept_for_msr(vcpu, lbr->info + i, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs() 687 vmx_set_intercept_for_msr(vcpu, MSR_LBR_SELECT, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs() 688 vmx_set_intercept_for_msr(vcpu, MSR_LBR_TOS, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs()
|
H A D | vmx.c | 2196 MSR_TYPE_RW); in vmx_set_msr() 2289 MSR_TYPE_RW); in vmx_set_msr() 4043 vmx_set_intercept_for_msr(vcpu, X2APIC_MSR(APIC_TASKPRI), MSR_TYPE_RW, in vmx_update_msr_bitmap_x2apic() 4047 vmx_enable_intercept_for_msr(vcpu, X2APIC_MSR(APIC_TMCCT), MSR_TYPE_RW); in vmx_update_msr_bitmap_x2apic() 4051 vmx_disable_intercept_for_msr(vcpu, X2APIC_MSR(APIC_ICR), MSR_TYPE_RW); in vmx_update_msr_bitmap_x2apic() 4061 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_STATUS, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr() 4062 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_OUTPUT_BASE, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr() 4063 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_OUTPUT_MASK, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr() 4064 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_CR3_MATCH, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr() 4066 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_ADDR0_A + i * 2, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr() [all …]
|
H A D | nested.c | 701 MSR_FS_BASE, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap() 704 MSR_GS_BASE, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap() 707 MSR_KERNEL_GS_BASE, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap() 710 MSR_IA32_SPEC_CTRL, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
|
/linux/arch/x86/kvm/svm/ |
H A D | svm.c | 730 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTBRANCHFROMIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts() 731 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTBRANCHTOIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts() 732 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTINTFROMIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts() 733 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTINTTOIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts() 736 svm_set_intercept_for_msr(vcpu, MSR_IA32_DEBUGCTLMSR, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts() 783 MSR_TYPE_RW, intercept); in svm_set_x2apic_msr_interception() 797 svm_disable_intercept_for_msr(vcpu, MSR_STAR, MSR_TYPE_RW); in svm_recalc_msr_intercepts() 798 svm_disable_intercept_for_msr(vcpu, MSR_IA32_SYSENTER_CS, MSR_TYPE_RW); in svm_recalc_msr_intercepts() 801 svm_disable_intercept_for_msr(vcpu, MSR_GS_BASE, MSR_TYPE_RW); in svm_recalc_msr_intercepts() 802 svm_disable_intercept_for_msr(vcpu, MSR_FS_BASE, MSR_TYPE_RW); in svm_recalc_msr_intercepts() [all …]
|
H A D | sev.c | 4442 svm_disable_intercept_for_msr(vcpu, MSR_AMD64_SEV_ES_GHCB, MSR_TYPE_RW); in sev_es_recalc_msr_intercepts() 4443 svm_disable_intercept_for_msr(vcpu, MSR_EFER, MSR_TYPE_RW); in sev_es_recalc_msr_intercepts() 4444 svm_disable_intercept_for_msr(vcpu, MSR_IA32_CR_PAT, MSR_TYPE_RW); in sev_es_recalc_msr_intercepts() 4447 svm_set_intercept_for_msr(vcpu, MSR_TSC_AUX, MSR_TYPE_RW, in sev_es_recalc_msr_intercepts() 4463 svm_set_intercept_for_msr(vcpu, MSR_IA32_XSS, MSR_TYPE_RW, in sev_es_recalc_msr_intercepts()
|
/linux/arch/x86/kvm/ |
H A D | x86.h | 624 MSR_TYPE_RW = MSR_TYPE_R | MSR_TYPE_W, enumerator
|