Home
last modified time | relevance | path

Searched refs:MSR_TYPE_RW (Results 1 – 7 of 7) sorted by relevance

/linux/arch/x86/kvm/vmx/
H A Dpmu_intel.c672 vmx_set_intercept_for_msr(vcpu, lbr->from + i, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs()
673 vmx_set_intercept_for_msr(vcpu, lbr->to + i, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs()
675 vmx_set_intercept_for_msr(vcpu, lbr->info + i, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs()
678 vmx_set_intercept_for_msr(vcpu, MSR_LBR_SELECT, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs()
679 vmx_set_intercept_for_msr(vcpu, MSR_LBR_TOS, MSR_TYPE_RW, set); in vmx_update_intercept_for_lbr_msrs()
H A Dvmx.c2327 MSR_TYPE_RW); in vmx_set_msr()
2420 MSR_TYPE_RW); in vmx_set_msr()
4203 vmx_set_intercept_for_msr(vcpu, X2APIC_MSR(APIC_TASKPRI), MSR_TYPE_RW, in vmx_update_msr_bitmap_x2apic()
4207 vmx_enable_intercept_for_msr(vcpu, X2APIC_MSR(APIC_TMCCT), MSR_TYPE_RW); in vmx_update_msr_bitmap_x2apic()
4211 vmx_disable_intercept_for_msr(vcpu, X2APIC_MSR(APIC_ICR), MSR_TYPE_RW); in vmx_update_msr_bitmap_x2apic()
4221 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_STATUS, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr()
4222 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_OUTPUT_BASE, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr()
4223 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_OUTPUT_MASK, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr()
4224 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_CR3_MATCH, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr()
4226 vmx_set_intercept_for_msr(vcpu, MSR_IA32_RTIT_ADDR0_A + i * 2, MSR_TYPE_RW, flag); in pt_update_intercept_for_msr()
[all …]
H A Dnested.c705 MSR_FS_BASE, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
708 MSR_GS_BASE, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
711 MSR_KERNEL_GS_BASE, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
714 MSR_IA32_SPEC_CTRL, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
729 MSR_IA32_U_CET, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
732 MSR_IA32_S_CET, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
735 MSR_IA32_PL0_SSP, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
738 MSR_IA32_PL1_SSP, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
741 MSR_IA32_PL2_SSP, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
744 MSR_IA32_PL3_SSP, MSR_TYPE_RW); in nested_vmx_prepare_msr_bitmap()
/linux/arch/x86/kvm/svm/
H A Dsvm.c717 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTBRANCHFROMIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts()
718 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTBRANCHTOIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts()
719 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTINTFROMIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts()
720 svm_set_intercept_for_msr(vcpu, MSR_IA32_LASTINTTOIP, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts()
723 svm_set_intercept_for_msr(vcpu, MSR_IA32_DEBUGCTLMSR, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts()
737 svm_disable_intercept_for_msr(vcpu, MSR_STAR, MSR_TYPE_RW); in svm_recalc_msr_intercepts()
738 svm_disable_intercept_for_msr(vcpu, MSR_IA32_SYSENTER_CS, MSR_TYPE_RW); in svm_recalc_msr_intercepts()
741 svm_disable_intercept_for_msr(vcpu, MSR_GS_BASE, MSR_TYPE_RW); in svm_recalc_msr_intercepts()
742 svm_disable_intercept_for_msr(vcpu, MSR_FS_BASE, MSR_TYPE_RW); in svm_recalc_msr_intercepts()
743 svm_disable_intercept_for_msr(vcpu, MSR_KERNEL_GS_BASE, MSR_TYPE_RW); in svm_recalc_msr_intercepts()
[all …]
H A Dsev.c4522 svm_disable_intercept_for_msr(vcpu, MSR_AMD64_SEV_ES_GHCB, MSR_TYPE_RW); in sev_es_recalc_msr_intercepts()
4523 svm_disable_intercept_for_msr(vcpu, MSR_EFER, MSR_TYPE_RW); in sev_es_recalc_msr_intercepts()
4524 svm_disable_intercept_for_msr(vcpu, MSR_IA32_CR_PAT, MSR_TYPE_RW); in sev_es_recalc_msr_intercepts()
4527 svm_set_intercept_for_msr(vcpu, MSR_TSC_AUX, MSR_TYPE_RW, in sev_es_recalc_msr_intercepts()
4546 svm_set_intercept_for_msr(vcpu, MSR_IA32_XSS, MSR_TYPE_RW, in sev_es_recalc_msr_intercepts()
H A Davic.c156 MSR_TYPE_RW, intercept); in avic_set_x2apic_msr_interception()
/linux/arch/x86/kvm/
H A Dx86.h648 MSR_TYPE_RW = MSR_TYPE_R | MSR_TYPE_W, enumerator