Home
last modified time | relevance | path

Searched refs:MSR_IA32_DEBUGCTLMSR (Results 1 – 9 of 9) sorted by relevance

/linux/tools/testing/selftests/kvm/x86/
H A Dsvm_lbr_nested_state.c22 wrmsr(MSR_IA32_DEBUGCTLMSR, DEBUGCTLMSR_LBR); \
27 wrmsr(MSR_IA32_DEBUGCTLMSR, 0); \
/linux/arch/x86/kernel/cpu/
H A Dbus_lock.c308 rdmsrq(MSR_IA32_DEBUGCTLMSR, val); in bus_lock_init()
322 wrmsrq(MSR_IA32_DEBUGCTLMSR, val); in bus_lock_init()
/linux/arch/x86/events/amd/
H A Dlbr.c407 rdmsrq(MSR_IA32_DEBUGCTLMSR, dbg_ctl); in amd_pmu_lbr_enable_all()
408 wrmsrq(MSR_IA32_DEBUGCTLMSR, dbg_ctl | DEBUGCTLMSR_FREEZE_LBRS_ON_PMI); in amd_pmu_lbr_enable_all()
/linux/tools/testing/selftests/kvm/lib/x86/
H A Dsvm.c118 save->dbgctl = rdmsr(MSR_IA32_DEBUGCTLMSR); in generic_svm_setup()
/linux/arch/x86/events/
H A Dperf_event.h1482 rdmsrq(MSR_IA32_DEBUGCTLMSR, dbg_ctl); in __amd_pmu_lbr_disable()
1483 wrmsrq(MSR_IA32_DEBUGCTLMSR, dbg_ctl & ~DEBUGCTLMSR_FREEZE_LBRS_ON_PMI); in __amd_pmu_lbr_disable()
1636 rdmsrq(MSR_IA32_DEBUGCTLMSR, debugctl); in __intel_pmu_lbr_disable()
1638 wrmsrq(MSR_IA32_DEBUGCTLMSR, debugctl); in __intel_pmu_lbr_disable()
/linux/tools/arch/x86/include/asm/
H A Dmsr-index.h432 #define MSR_IA32_DEBUGCTLMSR 0x000001d9 macro
/linux/arch/x86/kvm/svm/
H A Dsvm.c747 svm_set_intercept_for_msr(vcpu, MSR_IA32_DEBUGCTLMSR, MSR_TYPE_RW, intercept); in svm_recalc_lbr_msr_intercepts()
2891 case MSR_IA32_DEBUGCTLMSR: in svm_get_msr()
3163 case MSR_IA32_DEBUGCTLMSR: in svm_set_msr()
3174 kvm_pr_unimpl_wrmsr(vcpu, MSR_IA32_DEBUGCTLMSR, data); in svm_set_msr()
/linux/arch/x86/kvm/vmx/
H A Dvmx.c2273 case MSR_IA32_DEBUGCTLMSR: in vmx_get_msr()
2324 kvm_pr_unimpl_wrmsr(vcpu, MSR_IA32_DEBUGCTLMSR, data); in vmx_is_valid_debugctl()
2398 case MSR_IA32_DEBUGCTLMSR: in vmx_set_msr()
/linux/arch/x86/events/intel/
H A Dcore.c5961 msr_set_bit(MSR_IA32_DEBUGCTLMSR, in flip_smm_bit()
5964 msr_clear_bit(MSR_IA32_DEBUGCTLMSR, in flip_smm_bit()
6404 msr_clear_bit(MSR_IA32_DEBUGCTLMSR, DEBUGCTLMSR_LBR_BIT); in intel_pmu_cpu_starting()