/linux/arch/powerpc/include/asm/ |
H A D | hw_irq.h | 67 wrtee(MSR_EE); in __hard_irq_enable() 71 __mtmsrd(MSR_EE | MSR_RI, 1); in __hard_irq_enable() 73 mtmsr(mfmsr() | MSR_EE); in __hard_irq_enable() 85 mtmsr(mfmsr() & ~MSR_EE); in __hard_irq_disable() 97 mtmsr(mfmsr() & ~(MSR_EE | MSR_RI)); in __hard_EE_RI_disable() 226 WARN_ON_ONCE(mfmsr() & MSR_EE); in set_pmi_irq_pending() 238 WARN_ON_ONCE(mfmsr() & MSR_EE); in clear_pmi_irq_pending() 350 WARN_ON(mfmsr() & MSR_EE); in should_hard_irq_enable() 442 mtmsr(flags & ~MSR_EE); in arch_local_irq_save() 459 return (flags & MSR_EE) == 0; in arch_irqs_disabled_flags() [all …]
|
H A D | interrupt.h | 167 INT_SOFT_MASK_BUG_ON(regs, !(regs->msr & MSR_EE)); in interrupt_enter_prepare() 199 !(regs->msr & MSR_EE)); in interrupt_enter_prepare() 296 if (!(regs->msr & MSR_EE) || is_implicit_soft_masked(regs)) { in interrupt_nmi_enter_prepare()
|
H A D | reg_booke.h | 40 #define MSR_USER32 (MSR_ | MSR_PR | MSR_EE) 44 #define MSR_USER (MSR_KERNEL|MSR_PR|MSR_EE)
|
H A D | reg.h | 95 #define MSR_EE __MASK(MSR_EE_LG) /* External Interrupt Enable */ macro 143 #define MSR_USER32 (MSR_ | MSR_PR | MSR_EE) 148 #define MSR_USER (MSR_KERNEL|MSR_PR|MSR_EE) 1407 asm volatile("wrteei %0" : : "i" ((val & MSR_EE) ? 1 : 0) : "memory"); in wrtee()
|
/linux/arch/powerpc/kernel/ |
H A D | kvm_emul.S | 59 lis r30, (~(MSR_EE | MSR_RI))@h 60 ori r30, r30, (~(MSR_EE | MSR_RI))@l 66 andi. r30, r30, (MSR_EE|MSR_RI) 78 andi. r30, r30, MSR_EE 115 #define MSR_SAFE_BITS (MSR_EE | MSR_RI) 163 andi. r31, r30, MSR_EE 209 rlwimi r31, r30, 0, MSR_EE 216 andi. r30, r30, MSR_EE 270 rlwinm r31, r31, 0, ~MSR_EE
|
H A D | irq_64.c | 107 WARN_ON_ONCE(mfmsr() & MSR_EE); in __replay_soft_interrupts() 121 regs.msr |= MSR_EE; in __replay_soft_interrupts() 247 WARN_ON_ONCE(!(mfmsr() & MSR_EE)); in arch_local_irq_restore() 264 WARN_ON_ONCE(mfmsr() & MSR_EE); in arch_local_irq_restore() 275 if (!(mfmsr() & MSR_EE)) { in arch_local_irq_restore() 290 if (WARN_ON_ONCE(mfmsr() & MSR_EE)) in arch_local_irq_restore()
|
H A D | epapr_hcalls.S | 28 ori r4, r4, MSR_EE
|
H A D | idle_85xx.S | 68 ori r7,r7,MSR_EE
|
H A D | idle_book3s.S | 200 LOAD_REG_IMMEDIATE(r7, MSR_KERNEL|MSR_EE|MSR_POW)
|
H A D | idle_6xx.S | 139 ori r7,r7,MSR_EE
|
H A D | interrupt.c | 397 WARN_ON_ONCE(!(regs->msr & MSR_EE)); in interrupt_exit_kernel_prepare()
|
H A D | interrupt_64.S | 558 andi. r10,r12,MSR_EE 579 xori r12,r12,MSR_EE
|
/linux/arch/microblaze/include/asm/ |
H A D | registers.h | 19 #define MSR_EE (1<<8) /* 0x100 */ macro 36 # define MSR_KERNEL (MSR_EE | MSR_VM) 38 # define MSR_KERNEL_VMS (MSR_EE | MSR_VMS)
|
/linux/arch/powerpc/kvm/ |
H A D | booke_emulate.c | 90 vcpu->arch.shared->msr = (vcpu->arch.shared->msr & ~MSR_EE) in kvmppc_booke_emulate_op() 91 | (kvmppc_get_gpr(vcpu, rs) & MSR_EE); in kvmppc_booke_emulate_op() 96 vcpu->arch.shared->msr = (vcpu->arch.shared->msr & ~MSR_EE) in kvmppc_booke_emulate_op() 97 | (inst & MSR_EE); in kvmppc_booke_emulate_op()
|
H A D | book3s_rmhandlers.S | 158 ori r5, r5, MSR_EE
|
/linux/arch/powerpc/platforms/82xx/ |
H A D | pq2.c | 29 mtmsr(mfmsr() & ~(MSR_ME | MSR_EE | MSR_IR | MSR_DR)); in pq2_restart()
|
/linux/arch/powerpc/platforms/44x/ |
H A D | idle.c | 23 mtmsr(msr_save|MSR_WE|MSR_EE|MSR_CE|MSR_DE); in ppc44x_idle()
|
H A D | cpm.c | 85 mtmsr(msr_save|MSR_WE|MSR_EE|MSR_CE|MSR_DE); in cpm_idle_wait()
|
/linux/arch/powerpc/sysdev/ |
H A D | 6xx-suspend.S | 34 ori r5, r5, MSR_EE
|
/linux/arch/powerpc/platforms/pasemi/ |
H A D | powersave.S | 62 LOAD_REG_IMMEDIATE(r6,MSR_DR|MSR_IR|MSR_ME|MSR_EE)
|
/linux/arch/powerpc/platforms/powernv/ |
H A D | subcore-asm.S | 25 ori r4,r4,MSR_EE|MSR_SE|MSR_BE|MSR_RI
|
/linux/arch/powerpc/platforms/powermac/ |
H A D | cache.S | 43 rlwinm r0,r11,0,~MSR_EE 193 rlwinm r0,r11,0,~MSR_EE
|
H A D | sleep.S | 267 ori r3,r3,MSR_EE|MSR_IP 268 xori r3,r3,MSR_EE|MSR_IP
|
/linux/arch/microblaze/kernel/ |
H A D | process.c | 99 childregs->msr |= MSR_EE; /* exceptions will be enabled*/ in copy_thread()
|
H A D | entry.S | 68 msrset r0, MSR_EE 117 ori r11, r11, MSR_EE 253 ori r11, r11, MSR_EE | MSR_BIP; /* set EE and BIP */ \
|