Home
last modified time | relevance | path

Searched refs:MPCCombine (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/dcn32/
H A Ddisplay_mode_vba_32.c2143 mode_lib->vba.MPCCombine[i][j][k] = false; in dml32_ModeSupportAndSystemConfigurationFull()
2146 mode_lib->vba.MPCCombine[i][j][k] = false; in dml32_ModeSupportAndSystemConfigurationFull()
2149 mode_lib->vba.MPCCombine[i][j][k] = false; in dml32_ModeSupportAndSystemConfigurationFull()
2157 mode_lib->vba.MPCCombine[i][j][k] = false; in dml32_ModeSupportAndSystemConfigurationFull()
2160 mode_lib->vba.MPCCombine[i][j][k] = true; in dml32_ModeSupportAndSystemConfigurationFull()
2165 mode_lib->vba.MPCCombine[i][j][k] = false; in dml32_ModeSupportAndSystemConfigurationFull()
2214 mode_lib->vba.MPCCombine[i][j][k] == false) { in dml32_ModeSupportAndSystemConfigurationFull()
2221 mode_lib->vba.MPCCombine[i][j][NumberOfNonCombinedSurfaceOfMaximumBandwidth] = in dml32_ModeSupportAndSystemConfigurationFull()
3731 mode_lib->vba.MPCCombine[mode_lib->vba.VoltageLevel][MaximumMPCCombine][k]; in dml32_ModeSupportAndSystemConfigurationFull()
/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_vba.h856 bool MPCCombine[DC__VOLTAGE_STATES][2][DC__NUM_DPP__MAX]; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_shared_types.h581 bool MPCCombine[DML2_MAX_PLANES];
580 bool MPCCombine[DML2_MAX_PLANES]; global() member
H A Ddml2_core_dcn4_calcs.c8591 mode_lib->ms.MPCCombine[k] = false; in dml_core_mode_support()
8596 mode_lib->ms.MPCCombine[k] = false; in dml_core_mode_support()
8600 mode_lib->ms.MPCCombine[k] = false; in dml_core_mode_support()
8604 mode_lib->ms.MPCCombine[k] = false; in dml_core_mode_support()
8608 mode_lib->ms.MPCCombine[k] = true; in dml_core_mode_support()
8611 mode_lib->ms.MPCCombine[k] = false; in dml_core_mode_support()
8618 mode_lib->ms.MPCCombine[k] = true; in dml_core_mode_support()
9646 mode_lib->ms.support.MPCCombineEnable[k] = mode_lib->ms.MPCCombine[k];
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core.c7320 mode_lib->ms.MPCCombine[j][k] = false; in dml_core_mode_support()
7323 mode_lib->ms.MPCCombine[j][k] = false; in dml_core_mode_support()
7326 mode_lib->ms.MPCCombine[j][k] = false; in dml_core_mode_support()
7331 mode_lib->ms.MPCCombine[j][k] = false; in dml_core_mode_support()
7334 mode_lib->ms.MPCCombine[j][k] = true; in dml_core_mode_support()
7338 mode_lib->ms.MPCCombine[j][k] = false; in dml_core_mode_support()
7368 mode_lib->ms.MPCCombine[j][k] == false) { in dml_core_mode_support()
7373 mode_lib->ms.MPCCombine[j][s->NumberOfNonCombinedSurfaceOfMaximumBandwidth] = true; in dml_core_mode_support()
8345 mode_lib->ms.support.MPCCombineEnable[k] = mode_lib->ms.MPCCombine[mode_lib->ms.support.MaximumMPCCombine][k]; in dml_core_mode_programming()
H A Ddisplay_mode_core_structs.h986 dml_bool_t MPCCombine[2][__DML_NUM_PLANES__]; member