Home
last modified time | relevance | path

Searched refs:MI_INVALIDATE_TLB (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/gpu/drm/i915/gt/
H A Dgen6_engine_cs.c221 return gen6_flush_dw(rq, mode, MI_INVALIDATE_TLB); in gen6_emit_flush_xcs()
226 return gen6_flush_dw(rq, mode, MI_INVALIDATE_TLB | MI_INVALIDATE_BSD); in gen6_emit_flush_vcs()
400 *cs++ = MI_FLUSH_DW | MI_INVALIDATE_TLB | in gen7_emit_breadcrumb_xcs()
H A Dintel_gpu_commands.h167 #define MI_INVALIDATE_TLB (1<<18) macro
/linux/drivers/gpu/drm/xe/
H A Dxe_ring_ops.c114 MI_FLUSH_IMM_DW | (flush_flags & MI_INVALIDATE_TLB) ?: 0; in emit_flush_invalidate()
274 seqno, MI_INVALIDATE_TLB, dw, i); in __emit_job_gen12_simple()
341 seqno, MI_INVALIDATE_TLB, dw, i); in __emit_job_gen12_video()
H A Dxe_migrate.c1000 xe_sched_job_add_migrate_flush(job, flush_flags | MI_INVALIDATE_TLB); in xe_migrate_copy()
1072 dw[i++] = MI_FLUSH_DW | MI_INVALIDATE_TLB | MI_FLUSH_DW_OP_STOREDW | in emit_flush_invalidate()
1365 xe_sched_job_add_migrate_flush(job, MI_INVALIDATE_TLB); in xe_migrate_vram_copy_chunk()
1573 flush_flags |= MI_INVALIDATE_TLB; in xe_migrate_clear()
1920 xe_sched_job_add_migrate_flush(job, MI_INVALIDATE_TLB); in __xe_migrate_update_pgtables()
2206 xe_sched_job_add_migrate_flush(job, MI_INVALIDATE_TLB); in xe_migrate_vram()