Searched refs:MI_FLUSH_DW (Results 1 – 10 of 10) sorted by relevance
/linux/drivers/gpu/drm/i915/pxp/ |
H A D | intel_pxp_cmd.c | 28 *cs++ = MI_FLUSH_DW; in pxp_emit_session_selection() 38 *cs++ = MI_FLUSH_DW | MI_FLUSH_DW_PROTECTED_MEM_EN | in pxp_emit_session_selection()
|
/linux/drivers/gpu/drm/i915/gt/ |
H A D | gen6_engine_cs.c | 186 cmd = MI_FLUSH_DW; in mi_flush_dw() 380 *cs++ = MI_FLUSH_DW | MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_DW_STORE_INDEX; in gen6_emit_breadcrumb_xcs() 400 *cs++ = MI_FLUSH_DW | MI_INVALIDATE_TLB | in gen7_emit_breadcrumb_xcs() 411 *cs++ = MI_FLUSH_DW; in gen7_emit_breadcrumb_xcs()
|
H A D | gen8_engine_cs.h | 120 *cs++ = (MI_FLUSH_DW + 1) | flags; in __gen8_emit_flush_dw()
|
H A D | gen8_engine_cs.c | 87 cmd = MI_FLUSH_DW + 1; in gen8_emit_flush_xcs() 381 cmd = MI_FLUSH_DW + 1; in gen12_emit_flush_xcs()
|
H A D | intel_gpu_commands.h | 164 #define MI_FLUSH_DW MI_INSTR(0x26, 1) /* for GEN6 */ macro
|
H A D | intel_migrate.c | 523 *cmd++ = MI_FLUSH_DW | flags; in i915_flush_dw()
|
/linux/drivers/gpu/drm/xe/ |
H A D | xe_ring_ops.c | 85 dw[i++] = MI_FLUSH_DW | MI_FLUSH_IMM_DW; in emit_flush_dw() 96 dw[i++] = MI_FLUSH_DW | MI_FLUSH_DW_OP_STOREDW | MI_FLUSH_IMM_DW | in emit_flush_imm_ggtt() 116 dw[i] = MI_FLUSH_DW; in emit_flush_invalidate() 415 dw[i++] = MI_FLUSH_DW | MI_INVALIDATE_TLB | job->migrate_flush_flags | in emit_migration_job_gen12()
|
/linux/drivers/gpu/drm/xe/instructions/ |
H A D | xe_mi_commands.h | 50 #define MI_FLUSH_DW __MI_INSTR(0x26) macro
|
/linux/drivers/gpu/drm/i915/ |
H A D | i915_cmd_parser.c | 346 CMD( MI_FLUSH_DW, SMI, !F, 0x3F, B, 390 CMD( MI_FLUSH_DW, SMI, !F, 0x3F, B, 427 CMD( MI_FLUSH_DW, SMI, !F, 0x3F, B, 490 CMD( MI_FLUSH_DW, SMI, !F, 0x3F, S ),
|
/linux/drivers/gpu/drm/i915/gem/selftests/ |
H A D | i915_gem_client_blt.c | 210 cmd = MI_FLUSH_DW; in prepare_blit()
|