Home
last modified time | relevance | path

Searched refs:MI_BATCH_BUFFER_END (Results 1 – 13 of 13) sorted by relevance

/linux/drivers/gpu/drm/i915/gt/
H A Dselftest_engine_cs.c96 cs[0] = MI_BATCH_BUFFER_END; in create_empty_batch()
237 cs[SZ_64K / sizeof(*cs) - 1] = MI_BATCH_BUFFER_END; in create_nop_batch()
H A Dintel_gpu_commands.h62 #define MI_BATCH_BUFFER_END MI_INSTR(0x0a, 0) macro
H A Dselftest_hangcheck.c225 *batch++ = MI_BATCH_BUFFER_END; /* not reached */ in hang_create_request()
260 *h->batch = MI_BATCH_BUFFER_END; in hang_fini()
316 *h.batch = MI_BATCH_BUFFER_END; in igt_hang_sanitycheck()
1771 *h.batch = MI_BATCH_BUFFER_END; in igt_reset_queue()
H A Dselftest_workarounds.c612 *cs++ = MI_BATCH_BUFFER_END; in check_dirty_whitelist()
917 *cs++ = MI_BATCH_BUFFER_END; in scrub_whitelisted_registers()
H A Dselftest_execlists.c2760 *cs++ = MI_BATCH_BUFFER_END; in create_gang()
3117 *cs++ = MI_BATCH_BUFFER_END; in create_gpr_user()
3669 cs[n] = MI_BATCH_BUFFER_END; in live_preempt_smoke()
/linux/drivers/gpu/drm/i915/gem/selftests/
H A Digt_gem_utils.c87 *cmd = MI_BATCH_BUFFER_END; in igt_emit_store_dw()
H A Di915_gem_context.c929 *cmd = MI_BATCH_BUFFER_END; in rpcs_query_batch()
1540 *cmd = MI_BATCH_BUFFER_END; in write_to_scratch()
1646 *cmd = MI_BATCH_BUFFER_END; in read_from_scratch()
1680 *cmd = MI_BATCH_BUFFER_END; in read_from_scratch()
H A Di915_gem_client_blt.c253 *cs++ = MI_BATCH_BUFFER_END; in prepare_blit()
/linux/drivers/gpu/drm/xe/
H A Dxe_sriov_vf_ccs.c167 *last_dw_addr = MI_BATCH_BUFFER_END; in alloc_bb_pool()
H A Dxe_migrate.c993 bb->cs[bb->len++] = MI_BATCH_BUFFER_END; in __xe_migrate_copy()
1423 bb->cs[bb->len++] = MI_BATCH_BUFFER_END; in xe_migrate_vram_copy_chunk()
1650 bb->cs[bb->len++] = MI_BATCH_BUFFER_END; in xe_migrate_clear()
1952 bb->cs[bb->len++] = MI_BATCH_BUFFER_END; in __xe_migrate_update_pgtables()
1972 bb->cs[bb->len++] = MI_BATCH_BUFFER_END; in __xe_migrate_update_pgtables()
2267 bb->cs[bb->len++] = MI_BATCH_BUFFER_END; in xe_migrate_vram()
H A Dxe_lrc.c233 *regs = MI_BATCH_BUFFER_END | BIT(0); in set_offsets()
1346 *state.ptr++ = MI_BATCH_BUFFER_END; in xe_lrc_setup_wa_bb_with_scratch()
1960 case MI_BATCH_BUFFER_END: in dump_mi_command()
2293 case MI_BATCH_BUFFER_END: in xe_lrc_lookup_default_reg_value()
/linux/drivers/gpu/drm/i915/
H A Di915_cmd_parser.c1486 if (*cmd == MI_BATCH_BUFFER_END) in intel_engine_cmd_parser()
1547 *batch_end = MI_BATCH_BUFFER_END; in intel_engine_cmd_parser()
1552 *cmd = MI_BATCH_BUFFER_END; in intel_engine_cmd_parser()
/linux/drivers/gpu/drm/i915/selftests/
H A Di915_request.c978 *cmd = MI_BATCH_BUFFER_END; in empty_batch()
1158 *cmd++ = MI_BATCH_BUFFER_END; /* terminate early in case of error */ in recursive_batch()
1180 *cmd = MI_BATCH_BUFFER_END; in recursive_batch_resolve()
1440 *cmd = MI_BATCH_BUFFER_END; in live_sequential_engines()