Home
last modified time | relevance | path

Searched refs:MCLK (Results 1 – 25 of 46) sorted by relevance

12

/linux/Documentation/devicetree/bindings/sound/
H A Dmt8173-rt5650.txt16 - mediatek,mclk: the MCLK source
17 0 : external oscillator, MCLK = 12.288M
18 1 : internal source from mt8173, MCLK = sampling rate*256
H A Dcs42l56.txt20 Frequency = MCLK / 4 * (N+2)
22 MCLK = Where MCLK is the frequency of the mclk signal after the MCLKDIV2 circuit.
H A Dtas2552.txt18 tas2552 can receive its reference clock via MCLK, BCLK, IVCLKIN pin or use the
20 reference clock is also selectable: PLL, IVCLKIN, BCLK or MCLK.
H A Dmax9860.txt14 - clocks : A clock specifier for the clock connected as MCLK.
H A Dcs43130.txt20 When external MCLK is generated by external crystal
H A Domap-abe-twl6040.txt6 - ti,mclk-freq: MCLK frequency for HPPLL operation
H A Drt5682.txt53 - clocks : phandle and clock specifier for codec MCLK.
H A Dda7218.txt25 - clocks : phandle and clock specifier for codec MCLK.
/linux/Documentation/devicetree/bindings/media/
H A Dpxa-camera.txt12 sensor master clock MCLK
13 - clock-frequency: host interface is driving MCLK, and MCLK rate is this rate
/linux/sound/soc/meson/
H A Daiu-encoder-spdif.c144 ret = clk_set_rate(aiu->spdif.clks[MCLK].clk, mrate); in aiu_encoder_spdif_hw_params()
183 ret = clk_set_parent(aiu->spdif.clks[MCLK].clk, in aiu_encoder_spdif_startup()
H A Daiu-encoder-i2s.c153 fs = DIV_ROUND_CLOSEST(clk_get_rate(aiu->i2s.clks[MCLK].clk), srate); in aiu_encoder_i2s_set_clocks()
279 ret = clk_set_rate(aiu->i2s.clks[MCLK].clk, freq); in aiu_encoder_i2s_set_sysclk()
H A Daiu.h20 MCLK, enumerator
H A Daiu.c202 [MCLK] = "i2s_mclk",
209 [MCLK] = "spdif_mclk_sel"
/linux/drivers/media/pci/ddbridge/
H A Dddbridge-sx8.c14 static const u32 MCLK = (1550000000 / 12); variable
187 if (p->symbol_rate >= (MCLK / 2)) in start()
209 if (p->symbol_rate >= MCLK / 2) { in start()
244 i = (p->symbol_rate > (MCLK / 2)) ? 3 : 7; in start()
/linux/arch/arm/boot/dts/st/
H A Dstm32mp157c-phycore-stm32mp15-som.dtsi94 "Playback", "MCLK", /* Set a route between "MCLK" and "playback" widgets */
95 "Capture", "MCLK";
458 clock-names = "sai_ck", "MCLK";
H A Dstm32mp15xx-dkx.dtsi78 "Playback" , "MCLK",
79 "Capture" , "MCLK",
221 clock-names = "MCLK";
528 clock-names = "sai_ck", "MCLK";
/linux/arch/arm64/boot/dts/qcom/
H A Dsdm845-oneplus-enchilada.dts60 audio-routing = "RX_BIAS", "MCLK",
H A Dsdm845-oneplus-fajita.dts42 audio-routing = "RX_BIAS", "MCLK",
/linux/Documentation/devicetree/bindings/mfd/
H A Dtwl6040.txt23 - clock-names: Must be "clk32k" for the 32K clock and "mclk" for the MCLK.
/linux/drivers/video/fbdev/sis/
H A Dinit.c2268 SiS_DoCalcDelay(struct SiS_Private *SiS_Pr, unsigned short MCLK, unsigned short VCLK, in SiS_DoCalcDelay() argument
2281 idx1 = longtemp % (MCLK * 16); in SiS_DoCalcDelay()
2282 longtemp /= (MCLK * 16); in SiS_DoCalcDelay()
2289 unsigned short colordepth, unsigned short MCLK) in SiS_CalcDelay() argument
2293 temp2 = SiS_DoCalcDelay(SiS_Pr, MCLK, VCLK, colordepth, 0); in SiS_CalcDelay()
2294 temp1 = SiS_DoCalcDelay(SiS_Pr, MCLK, VCLK, colordepth, 1); in SiS_CalcDelay()
2306 unsigned short temp, index, VCLK, MCLK, colorth; in SiS_SetCRT1FIFO_300() local
2324 MCLK = SiS_Pr->SiS_MCLKData_0[index].CLOCK; in SiS_SetCRT1FIFO_300()
2330 ThresholdLow = SiS_CalcDelay(SiS_Pr, VCLK, colorth, MCLK) + 1; in SiS_SetCRT1FIFO_300()
/linux/arch/arm/mm/
H A Dproc-sa110.S97 ldr r1, [r1, #0] @ force switch to MCLK
H A Dproc-sa1100.S112 ldr r1, [r1, #0] @ force switch to MCLK
/linux/drivers/video/fbdev/matrox/
H A Dmatroxfb_Ti3026.c205 #define TVP3026_XPLLADDR_X(LOOP,MCLK,PIX) (((LOOP)<<4) | ((MCLK)<<2) | (PIX)) argument
/linux/Documentation/gpu/amdgpu/display/
H A Ddc-glossary.rst43 * MCLK: Memory Clock
/linux/arch/arm64/boot/dts/renesas/
H A Dr8a779g0-white-hawk-ard-audio-da7212.dtso21 * | AUDIO_CLKOUT_V pin5 |<----->| pin7 MCLK |

12