Searched refs:MCIF_WB_BUFMGR_VCE_CONTROL (Results 1 – 6 of 6) sorted by relevance
| /linux/drivers/gpu/drm/amd/display/dc/dcn30/ |
| H A D | dcn30_mmhubbub.h | 56 SRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\ 107 SRI2(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\ 355 SF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_VCE_SLICE_INT_EN, mask_sh),\ 356 SF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\
|
| H A D | dcn30_mmhubbub.c | 206 REG_UPDATE(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, params->slice_lines-1); in mmhubbub3_config_mcif_arb()
|
| /linux/drivers/gpu/drm/amd/display/dc/dcn10/ |
| H A D | dcn10_dwb.h | 76 SRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\ 239 uint32_t MCIF_WB_BUFMGR_VCE_CONTROL; member
|
| /linux/drivers/gpu/drm/amd/display/dc/mmhubbub/dcn32/ |
| H A D | dcn32_mmhubbub.h | 54 SRI2(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\ 166 SF(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, mask_sh),\
|
| H A D | dcn32_mmhubbub.c | 206 REG_UPDATE(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB_BUFMGR_SLICE_SIZE, params->slice_lines-1); in mmhubbub32_config_mcif_arb()
|
| /linux/drivers/gpu/drm/amd/display/dc/mmhubbub/dcn20/ |
| H A D | dcn20_mmhubbub.h | 65 SRI(MCIF_WB_BUFMGR_VCE_CONTROL, MCIF_WB, inst),\ 447 uint32_t MCIF_WB_BUFMGR_VCE_CONTROL;\
|