Home
last modified time | relevance | path

Searched refs:LOONGARCH_CSR_EUEN (Results 1 – 12 of 12) sorted by relevance

/linux/arch/loongarch/include/asm/
H A Dlbt.h24 return (csr_read32(LOONGARCH_CSR_EUEN) & CSR_EUEN_LBTEN) ? in is_lbt_enabled()
38 csr_xchg32(CSR_EUEN_LBTEN, CSR_EUEN_LBTEN, LOONGARCH_CSR_EUEN); in enable_lbt()
44 csr_xchg32(0, CSR_EUEN_LBTEN, LOONGARCH_CSR_EUEN); in disable_lbt()
H A Dkvm_csr.h52 #define read_gcsr_euen() gcsr_read(LOONGARCH_CSR_EUEN)
53 #define write_gcsr_euen(val) gcsr_write(val, LOONGARCH_CSR_EUEN)
H A Dstacktrace.h89 __asm__ __volatile__(CSRRD_ONE_REG(LOONGARCH_CSR_EUEN) : "=r" (regs->csr_euen)); in prepare_frametrace()
H A Dloongarch.h221 #define LOONGARCH_CSR_EUEN 0x2 /* Extended unit enable */ macro
1199 #define read_csr_euen() csr_read32(LOONGARCH_CSR_EUEN)
1200 #define write_csr_euen(val) csr_write32(val, LOONGARCH_CSR_EUEN)
H A Dstackframe.h140 csrrd t0, LOONGARCH_CSR_EUEN
/linux/arch/loongarch/power/
H A Dhibernate.c19 saved_euen = csr_read32(LOONGARCH_CSR_EUEN); in save_processor_state()
31 csr_write32(saved_euen, LOONGARCH_CSR_EUEN); in restore_processor_state()
/linux/arch/loongarch/kernel/
H A Dkfpu.c32 *euen_curr = csr_xchg32(euen_mask, euen_mask, LOONGARCH_CSR_EUEN); in kernel_fpu_begin()
72 *euen_curr = csr_xchg32(*euen_curr, euen_mask, LOONGARCH_CSR_EUEN); in kernel_fpu_end()
H A Dhead.S56 csrwr t0, LOONGARCH_CSR_EUEN
138 csrwr t0, LOONGARCH_CSR_EUEN
H A Dentry.S38 csrrd t2, LOONGARCH_CSR_EUEN
H A Dfpu.S407 csrxchg t1, t1, LOONGARCH_CSR_EUEN
/linux/arch/loongarch/kvm/
H A Dmain.c50 set_gcsr_hw_flag(LOONGARCH_CSR_EUEN); in kvm_init_gcsr_flag()
H A Dvcpu.c1563 kvm_restore_hw_gcsr(csr, LOONGARCH_CSR_EUEN); in _kvm_vcpu_load()
1649 kvm_save_hw_gcsr(csr, LOONGARCH_CSR_EUEN); in _kvm_vcpu_put()