Home
last modified time | relevance | path

Searched refs:InterlaceEnable (Results 1 – 5 of 5) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dml/
H A Ddisplay_mode_structs.h112 unsigned int InterlaceEnable; member
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/dml21/src/dml2_core/
H A Ddml2_core_dcn5_calcs_dchub.c1396 p->myPipe[k].InterlaceEnable, in dcn5_calculate_vm_row_and_swath()
1477 p->myPipe[k].InterlaceEnable, in dcn5_calculate_vm_row_and_swath()
2645 unsigned int InterlaceEnable, in dcn5_calculate_v_update_and_dynamic_metadata_parameters() argument
2671 if (InterlaceEnable == 1 && ProgressiveToInterlaceUnitInOPP == false) { in dcn5_calculate_v_update_and_dynamic_metadata_parameters()
2774 p->myPipe->InterlaceEnable, in dcn5_calculate_prefetch_schedule()
2872 …if (p->OutputFormat == dml2_420 || (p->myPipe->InterlaceEnable && p->myPipe->ProgressiveToInterlac… in dcn5_calculate_prefetch_schedule()
H A Ddml2_core_shared_types.h131 unsigned int InterlaceEnable; member
H A Ddml2_core_dcn5_funcs_mode_programming.c320 …s->SurfaceParameters[k].InterlaceEnable = display_cfg->stream_descriptors[display_cfg->plane_descr… in dcn5_mode_programming()
655 …myPipe->InterlaceEnable = display_cfg->stream_descriptors[display_cfg->plane_descriptors[k].stream… in dcn5_mode_programming()
/linux/drivers/gpu/drm/amd/display/dc/dml2_0/
H A Ddisplay_mode_core_structs.h464 dml_uint_t InterlaceEnable; member