Home
last modified time | relevance | path

Searched refs:ISHARP_LBA_PWL_SEG0 (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dpp/dcn401/
H A Ddcn401_dpp.h634 uint32_t ISHARP_LBA_PWL_SEG0; member
H A Ddcn401_dpp_dscl.c996 REG_SET_3(ISHARP_LBA_PWL_SEG0, 0, in dpp401_dscl_program_isharp()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
H A Ddcn401_resource.h397 SRI_ARR(ISHARP_LBA_PWL_SEG0, DSCL, id), \