Home
last modified time | relevance | path

Searched refs:INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT (Results 1 – 7 of 7) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_11_0_sh_mask.h12490 #define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT 0x5 macro
H A Ddce_10_0_sh_mask.h12484 #define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT 0x5 macro
H A Ddce_11_2_sh_mask.h13106 #define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT 0x5 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_sh_mask.h77 #define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT macro
H A Ddcn_3_5_1_sh_mask.h46631 #define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT macro
H A Ddcn_3_5_0_sh_mask.h46652 #define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT macro
H A Ddcn_4_1_0_sh_mask.h54407 #define INTERRUPT_CONTROL__STREAM_5_INTERRUPT_ENABLE__SHIFT macro