Home
last modified time | relevance | path

Searched refs:HHI_HDMI_PHY_CNTL1 (Results 1 – 3 of 3) sorted by relevance

/linux/drivers/phy/amlogic/
H A Dphy-meson8-hdmi-tx.c29 #define HHI_HDMI_PHY_CNTL1 0x3a4 macro
71 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, 0x0); in phy_meson8_hdmi_tx_power_on()
75 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, in phy_meson8_hdmi_tx_power_on()
80 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, in phy_meson8_hdmi_tx_power_on()
/linux/drivers/gpu/drm/meson/
H A Dmeson_dw_hdmi.c108 #define HHI_HDMI_PHY_CNTL1 0x3a4 /* 0xe9 */ macro
348 regmap_update_bits(priv->hhi, HHI_HDMI_PHY_CNTL1, 0xf, 0xf); in meson_dw_hdmi_phy_reset()
353 regmap_update_bits(priv->hhi, HHI_HDMI_PHY_CNTL1, 0xf, 0xe); in meson_dw_hdmi_phy_reset()
399 regmap_update_bits(priv->hhi, HHI_HDMI_PHY_CNTL1, 0xf, 0); in dw_hdmi_phy_init()
452 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, dw_hdmi->data->cntl1_init); in dw_hdmi_phy_disable()
634 regmap_write(priv->hhi, HHI_HDMI_PHY_CNTL1, meson_dw_hdmi->data->cntl1_init); in meson_dw_hdmi_init()
/linux/drivers/clk/meson/
H A Dgxbb.h107 #define HHI_HDMI_PHY_CNTL1 0x3A4 /* 0xe9 offset in data sheet */ macro