Home
last modified time | relevance | path

Searched refs:HCLK_SDIO (Results 1 – 25 of 34) sorted by relevance

12

/linux/include/dt-bindings/clock/
H A Drk3036-cru.h87 #define HCLK_SDIO 457 macro
H A Drk3128-cru.h130 #define HCLK_SDIO 457 macro
H A Drk3228-cru.h127 #define HCLK_SDIO 457 macro
H A Drv1108-cru.h144 #define HCLK_SDIO 325 macro
H A Drk3308-cru.h149 #define HCLK_SDIO 155 macro
H A Drk3328-cru.h180 #define HCLK_SDIO 318 macro
H A Dpx30-cru.h131 #define HCLK_SDIO 255 macro
H A Drockchip,rv1126-cru.h294 #define HCLK_SDIO 230 macro
H A Drockchip,rk3576-cru.h309 #define HCLK_SDIO 291 macro
H A Drk3399-cru.h334 #define HCLK_SDIO 494 macro
H A Drockchip,rk3588-cru.h409 #define HCLK_SDIO 394 macro
/linux/drivers/clk/rockchip/
H A Dclk-rk3036.c403 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK2928_CLKGATE_CON(5), 11, GFLAGS),
H A Dclk-rk3128.c492 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK2928_CLKGATE_CON(5), 11, GFLAGS),
H A Dclk-rk3228.c560 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK2928_CLKGATE_CON(11), 1, GFLAGS),
H A Dclk-rv1108.c731 GATE(HCLK_SDIO, "hclk_sdio", "hclk_periph", 0, RV1108_CLKGATE_CON(15), 1, GFLAGS),
H A Dclk-rk3328.c732 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK3328_CLKGATE_CON(19), 1, GFLAGS),
H A Dclk-rk3308.c822 GATE(HCLK_SDIO, "hclk_sdio", "hclk_peri", 0, RK3308_CLKGATE_CON(9), 8, GFLAGS),
H A Dclk-px30.c893 GATE(HCLK_SDIO, "hclk_sdio", "hclk_mmc_nand", 0, PX30_CLKGATE_CON(6), 9, GFLAGS),
H A Dclk-rv1126.c789 GATE(HCLK_SDIO, "hclk_sdio", "hclk_pdsdio", 0,
H A Dclk-rk3399.c1026 GATE(HCLK_SDIO, "hclk_sdio", "hclk_perilp1", 0, RK3399_CLKGATE_CON(34), 4, GFLAGS),
/linux/arch/arm/boot/dts/rockchip/
H A Drv1126.dtsi201 clocks = <&cru HCLK_SDIO>,
696 clocks = <&cru HCLK_SDIO>, <&cru CLK_SDIO>,
H A Drk3xxx.dtsi226 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>;
H A Drv1108.dtsi477 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
H A Drk3036.dtsi271 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,
/linux/arch/arm64/boot/dts/rockchip/
H A Dpx30.dtsi295 <&cru HCLK_SDIO>,
1012 clocks = <&cru HCLK_SDIO>, <&cru SCLK_SDIO>,

12