Home
last modified time | relevance | path

Searched refs:GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK (Results 1 – 11 of 11) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/gca/
H A Dgfx_6_0_sh_mask.h4312 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK 0x00000018L macro
H A Dgfx_7_2_sh_mask.h14615 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK 0x18 macro
H A Dgfx_8_1_sh_mask.h17131 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK 0x18 macro
H A Dgfx_8_0_sh_mask.h16543 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK 0x18 macro
/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_sh_mask.h4727 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK … macro
H A Dgc_9_1_sh_mask.h4199 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK … macro
H A Dgc_9_2_1_sh_mask.h4105 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK … macro
H A Dgc_9_4_3_sh_mask.h5155 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK … macro
H A Dgc_9_4_2_sh_mask.h6836 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK … macro
H A Dgc_10_1_0_sh_mask.h8998 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK … macro
H A Dgc_10_3_0_sh_mask.h9175 #define GDS_CONFIG__SH1_GPR_PHASE_SEL_MASK … macro