Searched refs:GCC_BLSP1_UART2_BCR (Results 1 – 25 of 28) sorted by relevance
12
/linux/include/dt-bindings/reset/ |
H A D | qcom,gcc-msm8974.h | 29 #define GCC_BLSP1_UART2_BCR 20 macro
|
H A D | qcom,gcc-msm8916.h | 13 #define GCC_BLSP1_UART2_BCR 4 macro
|
H A D | qcom,gcc-apq8084.h | 29 #define GCC_BLSP1_UART2_BCR 20 macro
|
H A D | qcom,gcc-msm8939.h | 13 #define GCC_BLSP1_UART2_BCR 4 macro
|
H A D | qcom,gcc-ipq5018.h | 15 #define GCC_BLSP1_UART2_BCR 6 macro
|
H A D | qcom,gcc-ipq6018.h | 13 #define GCC_BLSP1_UART2_BCR 4 macro
|
H A D | qcom,ipq9574-gcc.h | 19 #define GCC_BLSP1_UART2_BCR 10 macro
|
/linux/include/dt-bindings/clock/ |
H A D | qcom,gcc-sdx65.h | 98 #define GCC_BLSP1_UART2_BCR 5 macro
|
H A D | qcom,gcc-ipq4019.h | 130 #define GCC_BLSP1_UART2_BCR 34 macro
|
H A D | qcom,gcc-msm8909.h | 175 #define GCC_BLSP1_UART2_BCR 9 macro
|
H A D | qcom,gcc-msm8998.h | 235 #define GCC_BLSP1_UART2_BCR 29 macro
|
H A D | qcom,gcc-msm8996.h | 260 #define GCC_BLSP1_UART2_BCR 20 macro
|
H A D | qcom,ipq5332-gcc.h | 205 #define GCC_BLSP1_UART2_BCR 22 macro
|
H A D | qcom,gcc-ipq8074.h | 242 #define GCC_BLSP1_UART2_BCR 4 macro
|
/linux/drivers/clk/qcom/ |
H A D | gcc-sdx65.c | 1521 [GCC_BLSP1_UART2_BCR] = { 0x1f000 },
|
H A D | gcc-ipq4019.c | 1651 [GCC_BLSP1_UART2_BCR] = {0x03028, 0},
|
H A D | gcc-msm8909.c | 2643 [GCC_BLSP1_UART2_BCR] = { 0x03028 },
|
H A D | gcc-msm8974.c | 2760 [GCC_BLSP1_UART2_BCR] = { 0x0700 },
|
H A D | gcc-msm8998.c | 3238 [GCC_BLSP1_UART2_BCR] = { 0x1c000 },
|
H A D | gcc-msm8916.c | 3317 [GCC_BLSP1_UART2_BCR] = { 0x03028 },
|
H A D | gcc-apq8084.c | 3526 [GCC_BLSP1_UART2_BCR] = { 0x0700 },
|
H A D | gcc-ipq5018.c | 3558 [GCC_BLSP1_UART2_BCR] = { 0x03028, 0 },
|
H A D | gcc-ipq5332.c | 3470 [GCC_BLSP1_UART2_BCR] = { 0x3028 },
|
H A D | gcc-msm8996.c | 3497 [GCC_BLSP1_UART2_BCR] = { 0x1c000 },
|
H A D | gcc-msm8939.c | 3978 [GCC_BLSP1_UART2_BCR] = { 0x03028 },
|
12