Home
last modified time | relevance | path

Searched refs:GATE_ICG (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/clk/mediatek/
H A Dclk-mt6795-infracfg.c16 #define GATE_ICG(_id, _name, _parent, _shift) \ macro
46 GATE_ICG(CLK_INFRA_DBGCLK, "infra_dbgclk", "axi_sel", 0),
47 GATE_ICG(CLK_INFRA_SMI, "infra_smi", "mm_sel", 1),
48 GATE_ICG(CLK_INFRA_AUDIO, "infra_audio", "aud_intbus_sel", 5),
49 GATE_ICG(CLK_INFRA_GCE, "infra_gce", "axi_sel", 6),
50 GATE_ICG(CLK_INFRA_L2C_SRAM, "infra_l2c_sram", "axi_sel", 7),
51 GATE_ICG(CLK_INFRA_M4U, "infra_m4u", "mem_sel", 8),
52 GATE_ICG(CLK_INFRA_MD1MCU, "infra_md1mcu", "clk26m", 9),
53 GATE_ICG(CLK_INFRA_MD1BUS, "infra_md1bus", "axi_sel", 10),
54 GATE_ICG(CLK_INFRA_MD1DBB, "infra_dbb", "axi_sel", 11),
[all …]
H A Dclk-mt8173-infracfg.c16 #define GATE_ICG(_id, _name, _parent, _shift) \ macro
52 GATE_ICG(CLK_INFRA_DBGCLK, "infra_dbgclk", "axi_sel", 0),
53 GATE_ICG(CLK_INFRA_SMI, "infra_smi", "mm_sel", 1),
54 GATE_ICG(CLK_INFRA_AUDIO, "infra_audio", "aud_intbus_sel", 5),
55 GATE_ICG(CLK_INFRA_GCE, "infra_gce", "axi_sel", 6),
56 GATE_ICG(CLK_INFRA_L2C_SRAM, "infra_l2c_sram", "axi_sel", 7),
57 GATE_ICG(CLK_INFRA_M4U, "infra_m4u", "mem_sel", 8),
58 GATE_ICG(CLK_INFRA_CPUM, "infra_cpum", "cpum_ck", 15),
59 GATE_ICG(CLK_INFRA_KP, "infra_kp", "axi_sel", 16),
60 GATE_ICG(CLK_INFRA_CEC, "infra_cec", "clk26m", 18),
[all …]
H A Dclk-mt8135.c405 #define GATE_ICG(_id, _name, _parent, _shift) \ macro
414 GATE_ICG(CLK_INFRA_PMIC_WRAP, "pmic_wrap_ck", "axi_sel", 23),
415 GATE_ICG(CLK_INFRA_PMICSPI, "pmicspi_ck", "pmicspi_sel", 22),
416 GATE_ICG(CLK_INFRA_CCIF1_AP_CTRL, "ccif1_ap_ctrl", "axi_sel", 21),
417 GATE_ICG(CLK_INFRA_CCIF0_AP_CTRL, "ccif0_ap_ctrl", "axi_sel", 20),
418 GATE_ICG(CLK_INFRA_KP, "kp_ck", "axi_sel", 16),
419 GATE_ICG(CLK_INFRA_CPUM, "cpum_ck", "cpum_tck_in", 15),
421 GATE_ICG(CLK_INFRA_MFGAXI, "mfgaxi_ck", "axi_sel", 7),
422 GATE_ICG(CLK_INFRA_DEVAPC, "devapc_ck", "axi_sel", 6),
423 GATE_ICG(CLK_INFRA_AUDIO, "audio_ck", "aud_intbus_sel", 5),
[all …]
H A Dclk-mt2701.c698 #define GATE_ICG(_id, _name, _parent, _shift) \ macro
702 GATE_ICG(CLK_INFRA_DBG, "dbgclk", "axi_sel", 0),
703 GATE_ICG(CLK_INFRA_SMI, "smi_ck", "mm_sel", 1),
704 GATE_ICG(CLK_INFRA_QAXI_CM4, "cm4_ck", "axi_sel", 2),
705 GATE_ICG(CLK_INFRA_AUD_SPLIN_B, "audio_splin_bck", "hadds2pll_294m", 4),
706 GATE_ICG(CLK_INFRA_AUDIO, "audio_ck", "clk26m", 5),
707 GATE_ICG(CLK_INFRA_EFUSE, "efuse_ck", "clk26m", 6),
708 GATE_ICG(CLK_INFRA_L2C_SRAM, "l2c_sram_ck", "mm_sel", 7),
709 GATE_ICG(CLK_INFRA_M4U, "m4u_ck", "mem_sel", 8),
710 GATE_ICG(CLK_INFRA_CONNMCU, "connsys_bus", "wbg_dig_ck_416m", 12),
[all …]