| /linux/drivers/gpu/drm/omapdrm/dss/ |
| H A D | dsi.c | 51 FLD_GET(dsi_read_reg(dsi, idx), start, end)
745 FLD_GET(dsi_read_reg(dsi, DSI_##fld), start, end) in _dsi_print_reset_status()
889 while (FLD_GET(dsi_read_reg(dsi, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1235 while (FLD_GET(dsi_read_reg(dsi, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
1874 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
1977 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
1979 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
1983 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
1986 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
1989 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
|
| H A D | hdmi4_cec.c | 131 if (FLD_GET(temp, 7, 7) == 0) in hdmi_cec_clear_tx_fifo()
148 if (FLD_GET(temp, 1, 0) == 0) in hdmi_cec_clear_rx_fifo()
222 if (FLD_GET(temp, 4, 4) != 0) { in hdmi_cec_adap_enable()
|
| H A D | pll.c | 338 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
345 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
|
| H A D | hdmi.h | 281 FLD_GET(hdmi_read_reg(base, idx), start, end)
|
| H A D | dss.c | 56 FLD_GET(dss_read_reg(dss, idx), start, end)
1407 pr_info("OMAP DSS rev %d.%d\n", FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_probe_hardware()
|
| H A D | dispc.c | 51 FLD_GET(dispc_read_reg(dispc, idx), start, end)
1200 if (FLD_GET(val, shift, shift) == 1) in dispc_ovl_get_channel_out()
1206 switch (FLD_GET(val, 31, 30)) { in dispc_ovl_get_channel_out()
3159 *lck_div = FLD_GET(l, 23, 16); in dispc_mgr_get_lcd_divisor()
3160 *pck_div = FLD_GET(l, 7, 0); in dispc_mgr_get_lcd_divisor()
3226 pcd = FLD_GET(l, 7, 0); in dispc_mgr_pclk_rate()
3314 lcd = FLD_GET(l, 23, 16); in dispc_dump_clocks()
4671 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dispc_bind()
|
| /linux/drivers/video/fbdev/omap2/omapfb/dss/ |
| H A D | dsi.c | 112 FLD_GET(dsi_read_reg(dsidev, idx), start, end)
1198 FLD_GET(dsi_read_reg(dsidev, DSI_##fld), start, end) in _dsi_print_reset_status()
1353 while (FLD_GET(dsi_read_reg(dsidev, DSI_CLK_CTRL), 29, 28) != state) { in dsi_pll_power()
1760 while (FLD_GET(dsi_read_reg(dsidev, DSI_COMPLEXIO_CFG1), in dsi_cio_power()
2428 if (FLD_GET(r, 15, 15)) /* VC_BUSY */ in dsi_vc_initial_config()
2570 dt = FLD_GET(val, 5, 0); in dsi_vc_flush_receive_data()
2572 u16 err = FLD_GET(val, 23, 8); in dsi_vc_flush_receive_data()
2576 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2579 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
2582 FLD_GET(val, 23, 8)); in dsi_vc_flush_receive_data()
[all …]
|
| H A D | pll.c | 196 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
203 if (FLD_GET(readl_relaxed(reg), bitnum, bitnum) == value) in wait_for_bit_change()
|
| H A D | dss.c | 57 FLD_GET(dss_read_reg(idx), start, end)
1134 FLD_GET(rev, 7, 4), FLD_GET(rev, 3, 0)); in dss_bind()
|
| H A D | hdmi.h | 262 FLD_GET(hdmi_read_reg(base, idx), start, end)
|
| H A D | dss.h | 61 #define FLD_GET(val, start, end) (((val) & FLD_MASK(start, end)) >> (end)) macro
|