Home
last modified time | relevance | path

Searched refs:EN0_ISR (Results 1 – 4 of 4) sorted by relevance

/linux/drivers/net/ethernet/8390/
H A Dlib8390.c267 isr = ei_inb(e8390_base+EN0_ISR); in __ei_tx_timeout()
446 ei_inb_p(e8390_base + EN0_ISR), in __ei_interrupt()
455 ei_inb_p(e8390_base + EN0_ISR)); in __ei_interrupt()
458 while ((interrupts = ei_inb_p(e8390_base + EN0_ISR)) != 0 && in __ei_interrupt()
463 ei_outb_p(interrupts, e8390_base + EN0_ISR); in __ei_interrupt()
483 ei_outb_p(ENISR_COUNTERS, e8390_base + EN0_ISR); /* Ack intr. */ in __ei_interrupt()
488 ei_outb_p(ENISR_RDC, e8390_base + EN0_ISR); in __ei_interrupt()
500 ei_outb_p(ENISR_ALL, e8390_base + EN0_ISR); /* Ack. most intrs. */ in __ei_interrupt()
503 ei_outb_p(0xff, e8390_base + EN0_ISR); /* Ack. all intrs. */ in __ei_interrupt()
556 ei_outb_p(ENISR_TX_ERR, e8390_base + EN0_ISR); /* Ack intr. */ in ei_tx_err()
[all …]
H A Detherh.c340 writeb (ENISR_RDC, addr + EN0_ISR); in etherh_block_output()
354 while ((readb (addr + EN0_ISR) & ENISR_RDC) == 0) in etherh_block_output()
362 writeb (ENISR_RDC, addr + EN0_ISR); in etherh_block_output()
403 writeb (ENISR_RDC, addr + EN0_ISR); in etherh_block_input()
440 writeb (ENISR_RDC, addr + EN0_ISR); in etherh_get_header()
H A Dpcnet_cs.c341 {0xFF, EN0_ISR}, in get_prom()
921 outb_p(0xFF, nic_base + EN0_ISR); /* Clear bogus intr. */ in pcnet_open()
974 if ((inb_p(nic_base+EN0_ISR) & ENISR_RESET) != 0) in pcnet_reset_8390()
978 outb_p(ENISR_RESET, nic_base + EN0_ISR); /* Ack intr. */ in pcnet_reset_8390()
1031 if (info->stale++ && (inb_p(nic_base + EN0_ISR) & ENISR_ALL)) { in ei_watchdog()
1159 outb_p(ENISR_RDC, nic_base + EN0_ISR); /* Ack intr. */ in dma_get_8390_hdr()
1216 outb_p(ENISR_RDC, nic_base + EN0_ISR); /* Ack intr. */ in dma_block_input()
1256 outb_p(ENISR_RDC, nic_base + EN0_ISR); in dma_block_output()
1292 while ((inb_p(nic_base + EN0_ISR) & ENISR_RDC) == 0) in dma_block_output()
1300 outb_p(ENISR_RDC, nic_base + EN0_ISR); /* Ack intr. */ in dma_block_output()
H A D8390.h180 #define EN0_ISR EI_SHIFT(0x07) /* Interrupt status reg RD WR */ macro