Home
last modified time | relevance | path

Searched refs:EMC_CFG_DIG_DLL (Results 1 – 11 of 11) sorted by relevance

/linux/arch/arm/boot/dts/nvidia/
H A Dtegra30-asus-nexus7-grouper-memory-timings.dtsi370 0x007800a4 /* EMC_CFG_DIG_DLL */
474 0x007800a4 /* EMC_CFG_DIG_DLL */
578 0x007800a4 /* EMC_CFG_DIG_DLL */
682 0x004400a4 /* EMC_CFG_DIG_DLL */
784 0x002600a4 /* EMC_CFG_DIG_DLL */
887 0xf00b0191 /* EMC_CFG_DIG_DLL */
995 0x007800a4 /* EMC_CFG_DIG_DLL */
1099 0x007800a4 /* EMC_CFG_DIG_DLL */
1203 0x007800a4 /* EMC_CFG_DIG_DLL */
1307 0x004400a4 /* EMC_CFG_DIG_DLL */
[all …]
H A Dtegra30-asus-nexus7-tilapia-memory-timings.dtsi65 0xf00b0191 /* EMC_CFG_DIG_DLL */
169 0x002600a4 /* EMC_CFG_DIG_DLL */
272 0xf00b0191 /* EMC_CFG_DIG_DLL */
H A Dtegra124-nyan-big-emc.dtsi1207 0x002c00a0 /* EMC_CFG_DIG_DLL */
1375 0x002c00a0 /* EMC_CFG_DIG_DLL */
1543 0x002c00a0 /* EMC_CFG_DIG_DLL */
1711 0x002c00a0 /* EMC_CFG_DIG_DLL */
1879 0x002c00a0 /* EMC_CFG_DIG_DLL */
2047 0x002c00a0 /* EMC_CFG_DIG_DLL */
2215 0x002c00a0 /* EMC_CFG_DIG_DLL */
2383 0x002c00a0 /* EMC_CFG_DIG_DLL */
2551 0xe01200b1 /* EMC_CFG_DIG_DLL */
2719 0xe00e00b1 /* EMC_CFG_DIG_DLL */
[all …]
H A Dtegra30-ouya.dts2708 0x007800a4 /* EMC_CFG_DIG_DLL */
2810 0x007800a4 /* EMC_CFG_DIG_DLL */
2912 0x007800a4 /* EMC_CFG_DIG_DLL */
3014 0x004400a4 /* EMC_CFG_DIG_DLL */
3114 0x001d0084 /* EMC_CFG_DIG_DLL */
3215 0xf0070191 /* EMC_CFG_DIG_DLL */
3321 0x007800a4 /* EMC_CFG_DIG_DLL */
3423 0x007800a4 /* EMC_CFG_DIG_DLL */
3525 0x007800a4 /* EMC_CFG_DIG_DLL */
3627 0x004400a4 /* EMC_CFG_DIG_DLL */
[all …]
/linux/drivers/memory/tegra/
H A Dtegra210-emc-core.c164 EMC_CFG_DIG_DLL,
1144 value = emc_readl(emc, EMC_CFG_DIG_DLL); in tegra210_emc_dll_prelock()
1153 emc_writel(emc, value, EMC_CFG_DIG_DLL); in tegra210_emc_dll_prelock()
1163 value = emc_channel_readl(emc, i, EMC_CFG_DIG_DLL); in tegra210_emc_dll_prelock()
1190 value = emc_readl(emc, EMC_CFG_DIG_DLL); in tegra210_emc_dll_prelock()
1192 emc_writel(emc, value, EMC_CFG_DIG_DLL); in tegra210_emc_dll_prelock()
1198 value = emc_channel_readl(emc, 0, EMC_CFG_DIG_DLL); in tegra210_emc_dll_prelock()
1463 emc_writel(emc, value, EMC_CFG_DIG_DLL); in update_dll_control()
1467 tegra210_emc_wait_for_update(emc, i, EMC_CFG_DIG_DLL, in update_dll_control()
1476 value = emc_readl(emc, EMC_CFG_DIG_DLL); in tegra210_emc_dll_disable()
[all …]
H A Dtegra210-emc-cc-r21021.c448 value = emc_readl(emc, EMC_CFG_DIG_DLL); in tegra210_emc_r21021_set_clock()
450 emc_writel(emc, value, EMC_CFG_DIG_DLL); in tegra210_emc_r21021_set_clock()
455 tegra210_emc_wait_for_update(emc, i, EMC_CFG_DIG_DLL, in tegra210_emc_r21021_set_clock()
1385 value = emc_readl(emc, EMC_CFG_DIG_DLL); in tegra210_emc_r21021_set_clock()
1392 emc_writel(emc, value, EMC_CFG_DIG_DLL); in tegra210_emc_r21021_set_clock()
1497 value = emc_readl(emc, EMC_CFG_DIG_DLL); in tegra210_emc_r21021_set_clock()
1504 emc_writel(emc, value, EMC_CFG_DIG_DLL); in tegra210_emc_r21021_set_clock()
H A Dtegra20-emc.c86 #define EMC_CFG_DIG_DLL 0x2bc macro
169 EMC_CFG_DIG_DLL,
H A Dtegra124-emc.c141 #define EMC_CFG_DIG_DLL 0x2bc macro
355 EMC_CFG_DIG_DLL,
H A Dtegra30-emc.c100 #define EMC_CFG_DIG_DLL 0x2bc macro
279 [40] = EMC_CFG_DIG_DLL,
H A Dtegra210-emc.h141 #define EMC_CFG_DIG_DLL 0x2bc macro
/linux/arch/arm/mach-tegra/
H A Dsleep-tegra30.S29 #define EMC_CFG_DIG_DLL 0x2bc macro
481 ldr r1, [r0, #EMC_CFG_DIG_DLL]
483 str r1, [r0, #EMC_CFG_DIG_DLL]