Home
last modified time | relevance | path

Searched refs:DSCC_PPS_CONFIG20 (Results 1 – 6 of 6) sorted by relevance

/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn20/
H A Ddcn20_dsc.h61 SRI(DSCC_PPS_CONFIG20, DSCC, id),\
488 uint32_t DSCC_PPS_CONFIG20; member
H A Ddcn20_dsc.c750 REG_SET_6(DSCC_PPS_CONFIG20, 0, in dsc_write_to_registers()
/linux/drivers/gpu/drm/amd/display/dc/dsc/dcn401/
H A Ddcn401_dsc.h232 uint32_t DSCC_PPS_CONFIG20; member
H A Ddcn401_dsc.c390 REG_SET_6(DSCC_PPS_CONFIG20, 0, in dsc_write_to_registers()
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn401/
H A Ddcn401_resource.h445 SRI_ARR(DSCC_PPS_CONFIG20, DSCC, id), \
/linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/
H A Ddcn32_resource.h746 SRI_ARR(DSCC_PPS_CONFIG20, DSCC, id), \