Home
last modified time | relevance | path

Searched refs:DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT (Results 1 – 14 of 14) sorted by relevance

/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_3_sh_mask.h22953 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_0_1_sh_mask.h38276 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_2_1_sh_mask.h42485 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_2_1_0_sh_mask.h45040 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_5_1_sh_mask.h36977 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_5_0_sh_mask.h36998 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_1_2_sh_mask.h47252 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_1_5_sh_mask.h45524 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_1_6_sh_mask.h48870 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_1_4_sh_mask.h49572 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_0_2_sh_mask.h44355 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_2_0_0_sh_mask.h51607 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_0_0_sh_mask.h51006 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro
H A Ddcn_3_2_0_sh_mask.h42476 #define DSCC1_DSCC_PPS_CONFIG5__INITIAL_SCALE_VALUE__SHIFT macro