| /linux/drivers/gpu/drm/amd/display/dc/dce/ |
| H A D | dce_link_encoder.h | 69 SRI(DP_VID_STREAM_CNTL, DP, id), \
102 SRI(DP_VID_STREAM_CNTL, DP, id), \
179 uint32_t DP_VID_STREAM_CNTL; member
|
| H A D | dce_stream_encoder.h | 91 SRI(DP_VID_STREAM_CNTL, DP, id), \
162 SE_SF(DP_VID_STREAM_CNTL, DP_VID_STREAM_DIS_DEFER, mask_sh),\
163 SE_SF(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, mask_sh),\
164 SE_SF(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, mask_sh),\
663 uint32_t DP_VID_STREAM_CNTL; member
|
| H A D | dce_link_encoder.c | 457 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, 0); in set_dp_phy_pattern_hbr2_compliance_cp2520_2()
509 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, 0); in dce60_set_dp_phy_pattern_hbr2_compliance_cp2520_2()
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn32/ |
| H A D | dcn32_dio_stream_encoder.c | 298 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, false); in enc32_stream_encoder_dp_unblank()
299 REG_WAIT(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, 0, 10, 5000); in enc32_stream_encoder_dp_unblank()
344 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, true); in enc32_stream_encoder_dp_unblank()
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn35/ |
| H A D | dcn35_dio_stream_encoder.c | 330 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, false); in enc35_stream_encoder_dp_unblank()
331 REG_WAIT(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, 0, 10, 5000); in enc35_stream_encoder_dp_unblank()
356 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, true); in enc35_stream_encoder_dp_unblank()
|
| H A D | dcn35_dio_stream_encoder.h | 94 SRI(DP_VID_STREAM_CNTL, DP, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn314/ |
| H A D | dcn314_dio_stream_encoder.c | 350 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, false); in enc314_stream_encoder_dp_unblank()
351 REG_WAIT(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, 0, 10, 5000); in enc314_stream_encoder_dp_unblank()
376 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, true); in enc314_stream_encoder_dp_unblank()
|
| H A D | dcn314_dio_stream_encoder.h | 96 SRI(DP_VID_STREAM_CNTL, DP, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn20/ |
| H A D | dcn20_stream_encoder.c | 515 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, false); in enc2_stream_encoder_dp_unblank()
516 REG_WAIT(DP_VID_STREAM_CNTL, DP_VID_STREAM_STATUS, 0, 10, 5000); in enc2_stream_encoder_dp_unblank()
547 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, true); in enc2_stream_encoder_dp_unblank()
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn30/ |
| H A D | dcn30_dio_link_encoder.h | 51 SRI(DP_VID_STREAM_CNTL, DP, id), \
|
| H A D | dcn30_dio_stream_encoder.h | 95 SRI(DP_VID_STREAM_CNTL, DP, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn301/ |
| H A D | dcn301_dio_link_encoder.h | 52 SRI(DP_VID_STREAM_CNTL, DP, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/dio/dcn10/ |
| H A D | dcn10_link_encoder.h | 62 SRI(DP_VID_STREAM_CNTL, DP, id), \
104 uint32_t DP_VID_STREAM_CNTL; member
|
| H A D | dcn10_stream_encoder.h | 93 SRI(DP_VID_STREAM_CNTL, DP, id), \
142 uint32_t DP_VID_STREAM_CNTL; member
|
| H A D | dcn10_link_encoder.c | 389 REG_UPDATE(DP_VID_STREAM_CNTL, DP_VID_STREAM_ENABLE, 0); in set_dp_phy_pattern_hbr2_compliance_cp2520_2()
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn35/ |
| H A D | dcn35_resource.h | 127 SRI_ARR(DP_VID_STREAM_CNTL, DP, id), \
|
| /linux/drivers/gpu/drm/amd/display/dc/resource/dcn32/ |
| H A D | dcn32_resource.h | 294 SRI_ARR(DP_VID_N, DP, id), SRI_ARR(DP_VID_STREAM_CNTL, DP, id), \
330 SRI_ARR(DP_SEC_CNTL, DP, id), SRI_ARR(DP_VID_STREAM_CNTL, DP, id), \
|